Z86e0412psc PDF

PRELIMINARY PRODUCT SPECIFICATION
Z86E04/E08 1
CMOS Z8 OTP MICROCONTROLLERS
PRODUCT DEVICES
Part Oscillator Operating Operating ROM

Number Type VCC Temperature (KB) Package
Z86E0412PEC Crystal 4.5V - 5.5V -40°C/105°C 1 18-Pin DIP
Z86E0412PSC1860 Crystal 3.0V - 5.5V 0°C/70°C 1 18-Pin DIP
Z86E0412PSC1903 RC 4.5V - 5.5V 0°C/70°C 1 18-Pin DIP
Z86E0412SEC Crystal 4.5V - 5.5V -40°C/105°C 1 18-Pin SOIC
Z86E0412SSC1860 Crystal 3.0V - 5.5V 0°C/70°C 1 18-Pin SOIC
Z86E0412SSC1903 RC 4.5V - 5.5V 0°C/70°C 1 18-Pin SOIC
Z86E0812PEC Crystal 4.5V - 5.5V -40°C/105 °C 2 18-Pin DIP
Z86E0812PSC1860 Crystal 3.0V - 5.5V 0°C/70 °C 2 18-Pin DIP
Z86E0812SEC Crystal 4.5V - 5.5V -40°C/105°C 2 18-Pin SOIC
Several key product features of the extensive family of Zilog Z86E04/E08 CMOS OTP microcontrollers are presented in
the above table. This table enables the user to identify which of the twenty E04/E08 product variants most closely match
the user’s application requirements.
DS97Z8X0401 PRELIMINARY 1
Z86E04/E08
CMOS Z8 OTP Microcontrollers Zilog
FEATURES
■ 14 Input / Output Lines ■ Two Programmable 8-Bit Counter/Timers, Each with
6-Bit Programmable Prescaler
■ Six Vectored, Prioritized Interrupts
(3 falling edge, 1 rising edge, 2 timers) ■ WDT/ Power-On Reset (POR)
■ Two Analog Comparators ■ On-Chip Oscillator that Accepts XTAL, Ceramic

Resonance, LC, RC, or External Clock
■ Program Options:
– Low Noise ■ Clock-Free WDT Reset
– ROM Protect
■ Low-Power Consumption (50 mw typical)
– Auto Latch
– Watch-Dog Timer (WDT) ■ Fast Instruction Pointer (1µs @ 12 MHz)
– EPROM/Test Mode Disable ■ RAM Bytes (125)
GENERAL DESCRIPTION
Zilog's Z86E04/E08 Microcontrollers (MCU) are One-Time Note: All Signals with a preceding front slash, “/”, are
Programmable (OTP) members of Zilog’s single-chip Z8 ® active Low, for example: B//W (WORD is active Low); /B/W
MCU family that allow easy software development, debug, (BYTE is active Low, only).
prototyping, and small production runs not economically
desirable with masked ROM versions. Power connections follow conventional descriptions be-
low:
For applications demanding powerful I/O capabilities, the
Z86E04/E08's dedicated input and output lines are Connection Circuit Device
grouped into three ports, and are configurable under soft-
Power VCC VDD
ware control to provide timing, status signals, or parallel
I/O. Ground GND VSS
Two on-chip counter/timers, with a large number of user

selectable modes, offload the system of administering
real-time tasks such as counting/timing and I/O data com-
munications.
2 PRELIMINARY DS97Z8X0401
Z86E04/E08
Zilog CMOS Z8 OTP Microcontrollers
Input XTAL
Vcc GND 1
Machine
Port 3 Timing & Inst.
Control
Counter/ ALU
Timers (2)
OTP
Interrupt FLAG
Control
Register
Pointer
Two Analog Program
Comparators Counter
General-Purpose
Register File
Port 2 Port 0
I/O I/O
(Bit Programmable)
Figure 1. Functional Block Diagram
Z86E04/E08
GENERAL DESCRIPTION (Continued)
D7 - 0
AD 11- 0
Z8 MCU
AD 11- 0
MSN Address
Port 3 MUX
D7 - 0
Data
AD 11- 0 MUX
EPROM
D7 - 0 Z8
Z8 Port 2
Port 0 ROM PROT
Low Noise
PGM + Test
Mode Logic
VPP
P33
/OE
EPM /PGM P31
P32 P30
/CE
XT1
Figure 2. EPROM Programming Mode Block Diagram
Z86E04/E08
PIN DESCRIPTION
D4 1 18 D3 P24 1 18 P23
1
D5 D2 P25 P22
D6 D1 P26 P21
D7 D0 P27 P20
VCC GND VCC GND
NC /PGM XTAL2 P02
/CE CLOCK XTAL1 P01
/OE CLEAR P31 P00
EPM 9 10 VPP P32 9 10 P33
Figure 3. 18-Pin EPROM Mode Configuration Figure 4. 18-Pin DIP/SOIC Mode Configuration
Table 1. 18-Pin DIP Pin Identification Table 2. 18-Pin DIP/SOIC Pin Identification
EPROM Programming Mode Standard Mode

Pin # Symbol Function Direction Pin # Symbol Function Direction
1–4 D4–D7 Data 4, 5, 6, 7 In/Output 1–4 P24–P27 Port 2, Pins 4,5,6,7 In/Output
5 VCC Power Supply 5 Vcc Power Supply
6 N/C No Connection 6 XTAL2 Crystal Osc. Clock Output
7 /CE Chip Enable Input 7 XTAL1 Crystal Osc. Clock Input
8 /OE Output Enable Input 8 P31 Port 3, Pin 1, AN1 Input
9 EPM EPROM Prog Mode Input 9 P32 Port 3, Pin 2, AN2 Input
10 VPP Prog Voltage Input 10 P33 Port 3, Pin 3, REF Input
11 Clear Clear Clock Input 11–13 P00–P02 Port 0, Pins 0,1,2 In/Output
12 Clock Address Input 14 GND Ground
13 /PGM Prog Mode Input 15–18 P20–P23 Port 2, Pins 0,1,2,3 In/Output
14 GND Ground
15–18 D0–D3 Data 0,1, 2, 3 In/Output
Z86E04/E08
ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed under Absolute Maxi- dissipation should not exceed 462 mW for the package.
mum Ratings may cause permanent damage to the de- Power dissipation is calculated as follows:
vice. This is a stress rating only; functional operation of the
device at any condition above those indicated in the oper- Total Power Dissipation = VDD x [I DD - (sum of IOH)]
ational sections of these specifications is not implied. Ex- + sum of [(V DD - VOH) x IOH]
posure to absolute maximum rating conditions for an ex-
tended period may affect device reliability. Total power + sum of (V0L x I0L)
Parameter Min Max Units Note

Ambient Temperature under Bias –40 +105 C
Storage Temperature –65 +150 C
Voltage on any Pin with Respect to VSS –0.7 +12 V 1
Voltage on VDD Pin with Respect to VSS –0.3 +7 V
Voltage on Pins 7, 8, 9, 10 with Respect to VSS –0.6 VDD+1 V 2
Total Power Dissipation 1.65 W
Maximum Allowable Current out of VSS 300 mA
Maximum Allowable Current into VDD 220 mA
Maximum Allowable Current into an Input Pin –600 +600 µA 3
Maximum Allowable Current into an Open-Drain Pin –600 +600 µA 4
Maximum Allowable Output Current Sinked by Any I/O Pin 25 mA
Maximum Allowable Output Current Sourced by Any I/O Pin 25 mA
Total Maximum Output Current Sinked by a Port 60 mA
Total Maximum Output Current Sourced by a Port 45 mA
Notes:
1. This applies to all pins except where otherwise noted. Maximum current into pin must be ± 600 µA.
2. There is no input protection diode from pin to V (not applicable to EPROM Mode).
DD
3. This excludes Pin 6 and Pin 7.

4. Device pin is not at an output Low state.
Z86E04/E08
STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test
conditions as noted. All voltages are referenced to
Ground. Positive current flows into the referenced pin (Fig-
1
ure 5). From Output
Under Test
150 pF
Figure 5. Test Load Diagram
CAPACITANCE
TA = 25°C, VCC = GND = 0V, f = 1.0 MHz, unmeasured pins returned to GND.
Parameter Min Max

Input capacitance 0 10 pF
Output capacitance 0 20 pF
I/O capacitance 0 25 pF
Z86E04/E08
DC ELECTRICAL CHARACTERISTICS
Typical
TA = 0°C to +70°C Note 4
Sym Parameter VCC [4] Min Max @ 25°C Units Conditions Notes
VINMAX Max Input Voltage 3.0V 12 V IIn<250 µA 1
5.5V 12 V IIn<250 µA 1
VCH Clock Input High 3.0V 0.8 VCC VCC+0.3 1.7 V Driven by External
Voltage Clock Generator
5.5V 0.8 VCC VCC+0.3 2.8 V Driven by External
Clock Generator
VCL Clock Input Low 3.0V VSS–0.3 0.2 VCC 0.8 V Driven by External
Voltage Clock Generator
5.5V VSS–0.3 0.2 VCC 1.7 V Driven by External
Clock Generator
VIH Input High Voltage 3.0V 0.7 VCC VCC+0.3 1.8 V
5.5V 0.7 VCC VCC+0.3 2.8 V
VIL Input Low Voltage 3.0V VSS–0.3 0.2 VCC 0.8 V
5.5V VSS–0.3 0.2 VCC 1.5 V
VOH Output High Voltage 3.0V VCC–0.4 3.0 V IOH = –2.0 mA 5
5.5V VCC–0.4 4.8 V IOH = –2.0 mA 5
3.0V VCC–0.4 3.0 V Low Noise @ IOH = –0.5 mA
5.5V VCC–0.4 4.8 V Low Noise @ IOH = –0.5 mA
VOL1 Output Low Voltage 3.0V 0.8 0.2 V IOL = +4.0 mA 5
5.5V 0.4 0.1 V IOL = +4.0 mA 5
3.0V 0.4 0.2 V Low Noise @ IOL = 1.0 mA
VOL2 Output Low Voltage 3.0V 1.0 1.0 V IOL = +12 mA, 5
5.5V 0.8 0.8 V IOL = +12 mA, 5
VOFFSET Comparator Input 3.0V 25.0 10.0 mV
Offset Voltage 5.5V 25.0 10.0 mV
VLV VCC Low Voltage 2.2 3.0 2.8 V @ 6 MHz Max.
Auto Reset Int. CLK Freq.
IIL Input Leakage 3.0V –1.0 1.0 µA VIN = 0V, VCC
(Input Bias 5.5V –1.0 1.0 µA VIN = 0V, VCC
Current of
Comparator)
IOL Output Leakage 3.0V –1.0 1.0 µA VIN = 0V, VCC

5.5V –1.0 1.0 µA VIN = 0V, VCC
VICR Comparator Input 0 VCC –1.0 V
Common Mode
Voltage Range
Z86E04/E08
Typical
TA = 0°C to +70°C Note 4
Sym Parameter VCC [4] Min Max @ 25°C Units Conditions Notes 1
ICC Supply Current 3.0V 3.5 1.5 mA All Output and I/O Pins 5,7
Floating @ 2 MHz
5.5V 11.0 6.8 mA All Output and I/O Pins 5,7
Floating @ 2 MHz
Floating @ 8 MHz
Floating @ 8 MHz
Floating @ 12 MHz
Floating @ 12 MHz
ICC1 Standby Current 3.0V 2.5 0.7 mA HALT Mode VIN = 0V,VCC 5,7
@ 2 MHz
5.5V 4.0 2.5 mA HALT Mode VIN = 0V,VCC 5,7
@ 2 MHz
3.0V 4.0 1.0 mA HALT Mode VIN = 0V, VCC 5,7
@ 8 MHz
@ 8 MHz
@ 12 MHz
@ 12 MHz
ICC Supply Current 3.0V 3.5 1.5 mA All Output and I/O Pins 7
(Low Noise Mode) Floating @ 1 MHz
5.5V 11.0 6.8 mA All Output and I/O Pins 7
Floating @ 1 MHz
Floating @ 2 MHz
Floating @ 2 MHz
Floating @ 4 MHz
Floating @ 4 MHz
Z86E04/E08
DC ELECTRICAL CHARACTERISTICS (Continued)
TA = 0°C to Typical
+70°C Note 4
ICC1 Standby Current 3.0V 2.5 0.7 mA HALT Mode VIN = 0V,VCC 7
(Low Noise Mode) @ 1 MHz
5.5V 4.0 2.5 mA HALT Mode VIN = 0V,VCC 7
@ 1 MHz
@ 2 MHz
@ 2 MHz
@ 4 MHz
@ 4 MHz
ICC2 Standby Current 3.0V 10.0 1.0 µA STOP Mode VIN = 0V, VCC 7,8
WDT is not Running
5.5V 10.0 1.0 µA STOP Mode VIN = 0V,VCC 7,8
WDT is not Running
IALL Auto Latch Low 3.0V 12.0 3.0 µA 0V < VIN < VCC
Current 5.5V 32 16 µAµ 0V < VIN < VCC
IALH Auto Latch High 3.0V –8.0 –1.5 µAµ 0V < VIN < VCC
Current 5.5V –16.0 –8.0 µA 0V < VIN < VCC
Notes:
1. Port 2 and Port 0 only
2. VSS = 0V = GND
3. The device operates down to VLV of the specified frequency for VLV . The minimum operational VCC is determined on the value of
the voltage VLV at the ambient temperature. The VLV increases as the temperature decreases.
4. The VCC voltage specification of 3.0 V guarantees 3.3 V ± 0.3 V with typical values measured at VCC = 3.3V.
The VCC voltage specification of 5.5 V guarantees 5.0 V ± 0.5 V with typical values measured at VCC = 5.0 V.
5. Standard Mode (not Low EMI Mode)
6. Z86E08 only
7. All outputs unloaded and all inputs are at VCC or VSS level.
8. If analog comparator is selected, then the comparator inputs must be at VCC level.
Z86E04/E08
TA = -40°C to Typical
+105°C Note 4
VINMAX Max Input Voltage 4.5V 12.0 V IIN < 250 µA 1
5.5V 12.0 V IIN < 250 µA 1
VCH Clock Input High 4.5V 0.8 VCC VCC+0.3 2.8 V Driven by External Clock
Voltage Generator
5.5V 0.8 VCC VCC+0.3 2.8 V Driven by External Clock
Generator
VCL Clock Input Low 4.5V VSS–0.3 0.2 VCC 1.7 V Driven by External Clock
Voltage Generator
5.5V VSS–0.3 0.2 VCC 1.7 V Driven by External Clock
Generator
VIH Input High Voltage 4.5V 0.7 VCC VCC+0.3 2.8 V
5.5V 0.7 VCC VCC+0.3 2.8 V
VIL Input Low Voltage 4.5V VSS–0.3 0.2 VCC 1.5 V
5.5V VSS–0.3 0.2 VCC 1.5 V
VOH Output High Voltage 4.5V VCC–0.4 4.8 V IOH = –2.0 mA 5
5.5V VCC–0.4 4.8 V IOH = –2.0 mA 5
4.5V VCC–0.4 V Low Noise @ IOH = –0.5 mA
5.5V VCC–0.4 V Low Noise @ IOH = –0.5 mA
VOL1 Output Low Voltage 4.5V 0.4 0.1 V IOL = +4.0 mA 5
5.5V 0.4 0.1 V IOL = +4.0 mA 5
VOL2 Output Low Voltage 4.5V 1.0 0.3 V IOL = +12 mA, 5
5.5V 1.0 0.3 V IOL = +12 mA, 5
VOFFSET Comparator Input 4.5V 25.0 10.0 mV
Offset Voltage 5.5V 25.0 10.0 mV
VLV VCC Low Voltage 1.8 3.8 2.8 V @ 6 MHz Max. Int. 3
Auto Reset CLK Freq.
IIL Input Leakage 4.5V –1.0 1.0 µA VIN = 0V, VCC

(Input Bias Current 5.5V –1.0 1.0 µA VIN = 0V, VCC
of Comparator)
IOL Output Leakage 4.5V –1.0 1.0 µA VIN = 0V, VCC
5.5V –1.0 1.0 µA VIN = 0V, VCC
VICR Comparator Input 0 VCC –1.5 V
Common Mode
Voltage Range
Z86E04/E08
DC ELECTRICAL CHARACTERISTICS (Continued)
+105°C Note 4
ICC Supply Current 4.5V 11.0 6.8 mA All Output and I/O Pins 5,7
Floating @ 2 MHz
Floating @ 2 MHz
Floating @ 8 MHz
Floating @ 8 MHz
Floating @ 12 MHz
Floating @ 12 MHz
ICC1 Standby Current 4.5V 5.0 2.5 mA HALT Mode VIN = 0V, VCC 5,7
@ 2 MHz
@ 2 MHz
@ 8 MHz
@ 8 MHz
@ 12 MHz
@ 12 MHz
ICC Supply Current 4.5V 11.0 6.8 mA All Output and I/O Pins 7
(Low Noise Mode) Floating @ 1 MHz
Floating @ 1 MHz
Floating @ 2 MHz
Floating @ 2 MHz
Floating @ 4 MHz
Floating @ 4 MHz
Z86E04/E08
+105°C Note 4
ICC1 Standby Current 4.5V 4.0 2.5 mA HALT Mode VIN = 0V, VCC 7
(Low Noise Mode) @ 1 MHz
5.5V 4.0 2.5 mA HALT Mode VIN = 0V, VCC 7
@ 1 MHz
@ 2 MHz
@ 2 MHz
@ 4 MHz
@ 4 MHz
ICC2 Standby Current 4.5V 20 1.0 µA STOP Mode VIN = 0V, VCC 7,8
WDT is not Running
5.5V 20 1.0 µA STOP Mode VIN = 0V, VCC 7,8
WDT is not Running
IALL Auto Latch Low 4.5V 40 16 µA 0V < VIN < VCC
Current 5.5V 40 16 µA 0V < VIN < VCC
IALH Auto Latch High 4.5V –20.0 –8.0 µA 0V < VIN < VCC
Current 5.5V –20.0 –8.0 µA 0V < VIN < VCC
Notes:
1. Port 2 and Port 0 only
2. VSS = 0V = GND
3. The device operates down to VLV of the specified frequency for VLV . The minimum operational VCC is determined on the value of
the voltage VLV at the ambient temperature. The VLV increases as the temperature decreases.
4. VCC = 4.5V to 5.5V, typical values measured at VCC = 5.0V
5. Standard Mode (not Low EMI Mode)
6. Z86E08 only
7. All outputs unloaded and all inputs are at VCC or VSS level.
8. If analog comparator is selected, then the comparator inputs must be at VCC level.
Z86E04/E08
AC ELECTRICAL CHARACTERISTICS
1 3
Clock
2 2 3
7 7
T
IN
4 5
IRQ
N
8 9
Figure 6. AC Electrical Timing Diagram
Z86E04/E08
Timing Table (Standard Mode for SCLK/TCLK = XTAL/2)
TA= 0 °C to +70 °C
1
8 MHz 12 MHz
No Symbol Parameter VCC Min Max Min Max Units Notes
1 TpC Input Clock Period 3.0V 125 DC 83 DC ns 1
5.5V 125 DC 83 DC ns 1
2 TrC,TfC Clock Input Rise 3.0V 25 15 ns 1
and Fall Times 5.5V 25 15 ns 1
3 TwC Input Clock Width 3.0V 62 41 ns 1
5.5V 62 41 ns 1
4 TwTinL Timer Input Low Width 3.0V 100 100 ns 1
5.5V 70 70 ns 1
5 TwTinH Timer Input High Width 3.0V 5TpC 5TpC 1
5.5V 5TpC 5TpC 1
6 TpTin Timer Input Period 3.0V 8TpC 8TpC 1
5.5V 8TpC 8TpC 1
7 TrTin, Timer Input Rise 3.0V 100 100 ns 1
TtTin and Fall Time 5.5V 100 100 ns 1
8 TwIL Int. Request Input 3.0V 100 100 ns 1,2
Low Time 5.5V 70 70 ns 1,2
9 TwIH Int. Request Input 3.0V 5TpC 5TpC 1
High Time 5.5V 5TpC 5TpC 1,2
10 Twdt Watch-Dog Timer 3.0V 25 25 ms 1
Delay Time for Timeout 5.5V 12 12 ms 1
11 Tpor Power-On Reset Time 3.0V 50 180 50 180 ms 1
5.5V 20 80 20 80 ms 1
Notes:
1. Timing Reference uses 0.7 VCC for a logic 1 and 0.2 VCC for a logic 0.
2. Interrupt request through Port 3 (P33-P31)
3. The VDD voltage specification of 3.0V guarantees 3.3V ± 0.3V.
The VDD voltage specification of 5.5V guarantees 5.0V ± 0.5V.
Z86E04/E08
Timing Table (Standard Mode for SCLK/TCLK = XTAL/2)
TA= –40 °C to +105 °C

8 MHz 12 MHz
1 TpC Input Clock Period 4.5V 125 DC 83 DC ns 1
5.5V 125 DC 83 DC ns 1
2 TrC,TfC Clock Input Rise 4.5V 25 15 ns 1
and Fall Times 5.5V 25 15 ns 1
5.5V 62 41 ns 1
4 TwTinL Timer Input Low Width 4.5V 70 70 ns 1
5.5V 70 70 ns 1
5 TwTinH Timer Input High Width 4.5V 5TpC 5TpC 1
5.5V 5TpC 5TpC 1
5.5V 8TpC 8TpC 1
Low Time 5.5V 70 70 ns 1,2
9 TwIH Int. Request Input 4.5V 5TpC 5TpC 1
High Time 5.5V 5TpC 5TpC 1,2
11 Tpor Power-On Reset Time 4.5V 12 100 12 100 ms 1
5.5V 12 100 12 100 ms 1
Notes:
2. Interrupt request made through Port 3 (P33-P31).
Z86E04/E08
Low Noise Mode
TA= 0 °C to +70 °C
1
1 MHz 4 MHz
1 TPC Input Clock Period 3.0V 1000 DC 250 DC ns 1
5.5V 1000 DC 250 DC ns 1
2 TrC Clock Input Rise 3.0V 25 25 ns 1
TfC and Fall Times 5.5V 25 25 ns 1
5.5V 500 125 ns 1
4. TwTinL Timer Input Low Width 3.0V 100 100 ns 1
5.5V 70 70 ns 1
5 TwTinH Timer Input High Width 3.0V 2.5TpC 2.5TpC 1
5.5V 2.5TpC 2.5TpC 1
5.5V 4TpC 4TpC 1
Low Time 5.5V 70 70 ns 1,2
9 TwIH Int. Request Input 3.0V 2.5TpC 2.5TpC 1
High Time 5.5V 2.5TpC 2.5TpC 1,2
Notes:
2. Interrupt request through Port 3 (P33-P31).
3. The VDD voltage specification of 3.0V guarantees 3.3V ± 0.3V.
The VDD voltage specification of 5.5V guarantees 5.0V ±0.5V.
Z86E04/E08
AC ELECTRICAL CHARACTERISTICS (Continued)
Low Noise Mode
TA= –40 °C to +105 °C

1 MHz 4 MHz
1 TPC Input Clock Period 4.5V 1000 DC 250 DC ns 1
5.5V 1000 DC 250 DC ns 1
2 TrC Clock Input Rise 4.5V 25 25 ns 1
TfC and Fall Times 5.5V 25 25 ns 1
5.5V 500 125 ns 1
4. TwTinL Timer Input Low Width 4.5V 70 70 ns 1
5.5V 70 70 ns 1
5 TwTinH Timer Input High Width 4.5V 2.5TpC 2.5TpC 1
5.5V 2.5TpC 2.5TpC 1
5.5V 4TpC 4TpC 1
Low Time 5.5V 70 70 ns 1,2
9 TwIH Int. Request Input 4.5V 2.5TpC 2.5TpC 1
High Time 5.5V 2.5TpC 2.5TpC 1,2
Notes:
2. Interrupt request through Port 3 (P33-P31).
Z86E04/E08
LOW NOISE VERSION
Low EMI Emission ■ Output drivers have resistances of 500 Ohms (typical).
The Z86E04/E08 can be programmed to operate in a Low ■ Oscillator divide-by-two circuitry eliminated.
1
EMI Emission Mode by means of a mask ROM bit option.
Use of this feature results in:
The Low EMI Mode is mask-programmable to be selected
■ All pre-driver slew rates reduced to 10 ns typical. by the customer at the time the ROM code is submitted.
■ Internal SCLK/TCLK operation limited to a maximum of

4 MHz - 250 ns cycle time.
PIN FUNCTIONS
OTP Programming Mode Clock Address Clock. This pin is a clock input. The internal
address counter increases by one with one clock cycle.
D7-D0 Data Bus. Data can be read from, or written to, the
EPROM through this data bus. /PGM Program Mode (active Low). A Low level at this pin
programs the data to the EPROM through the Data Bus.
VCC Power Supply. It is typically 5V during EPROM Read
Mode and 6.4V during the other modes (Program, Pro-
Application Precaution
gram Verify, and so on).
The production test-mode environment may be enabled
/CE Chip Enable (active Low). This pin is active during accidentally during normal operation if excessive noise
EPROM Read Mode, Program Mode, and Program Verify surges above Vcc occur on the XTAL1 pin.
Mode.
In addition, processor operation of Z8 OTP devices may be
/OE Output Enable (active Low). This pin drives the Data affected by excessive noise surges on the Vpp, /CE,
Bus direction. When this pin is Low, the Data Bus is output. /EPM, /OE pins while the microcontroller is in Standard
When High, the Data Bus is input. Mode.
EPM EPROM Program Mode. This pin controls the differ- Recommendations for dampening voltage surges in both
ent EPROM Program Modes by applying different test and OTP Mode include the following:
voltages.
■ Using a clamping diode to VCC.
VPP Program Voltage. This pin supplies the program volt-
age. ■ Adding a capacitor to the affected pin.
Clear Clear (active High). This pin resets the internal ad-
dress counter at the High Level. Note: Programming the EPROM/Test Mode Disable
option will prevent accidental entry into EPROM Mode or
Test Mode.
Z86E04/E08
PIN FUNCTIONS (Continued)

XTAL1, XTAL2 Crystal In, Crystal Out (time-based input Auto Latch. The Auto Latch puts valid CMOS levels on all
and output, respectively). These pins connect a parallel- CMOS inputs (except P33, P32, P31) that are not external-
resonant crystal, LC, or an external single-phase clock ly driven. A valid CMOS level, rather than a floating node,
(8 MHz or 12 MHz max) to the on-chip clock oscillator and reduces excessive supply current flow in the input buffer.
buffer. On Power-up and Reset, the Auto Latch will set the ports
to an undetermined state of 0 or 1. Default condition is
Port 0, P02-P00. Port 0 is a 3-bit bidirectional, Schmitt-trig- Auto Latches enabled.
gered CMOS-compatible I/O port. These three I/O lines
can be globally configured under software control to be in-
puts or outputs (Figure 7).
Z86E04
and Port 0 (I/O)
Z86E08
Open
PAD
Out
1.5 2.3 Hysteresis VCC @ 5.0V

In
Auto Latch Option
R 500 kΩ
Figure 7. Port 0 Configuration
Z86E04/E08
Port 2, P27-P20. Port 2 is an 8-bit, bit programmable, bi- control to be inputs or outputs, independently. Bits pro-
directional, Schmitt-triggered CMOS-compatible I/O port. grammed as outputs can be globally programmed as ei-
These eight I/O lines can be configured under software ther push-pull or open-drain (Figure 8).
1
Z86E04
and Port 2 (I/O)
Z86E08
Port 2
Open-Drain
Open
PAD
Out
1.5 2.3 Hysteresis VCC @ 5.0V
In
Auto Latch Option
R 500 kΩ
Z86E04/E08
PIN FUNCTIONS (Continued)

Port 3, P33-P31. Port 3 is a 3-bit, CMOS-compatible port These three input lines are also used as the interrupt
with three fixed input (P33-P31) lines. These three input sources IRQ0-IRQ3, and as the timer input signal TIN (Fig-
lines can be configured under software control as digital ure 9).
Schmitt-trigger inputs or analog inputs.
Z86E04
and Port 3
Z86E08
0 = Digital
R247 = P3M 1 = Analog
D1
TIN
DIG.
P31 Data Latch
PAD
IRQ2
+
P31 (AN1) AN.
-
IRQ3
P32 Data Latch
PAD
IRQ0
P32 (AN2) +
PAD
-
P33 (REF)
P33 Data Latch

Vcc IRQ1
IRQ 0,1,2 = Falling Edge Detection

IRQ3 = Rising Edge Detection
Z86E04/E08
Comparator Inputs. Two analog comparators are added Mode. The common voltage range is 0-4 V when the VCC
to input of Port 3, P31, and P32, for interface flexibility. The is 5.0V; the power supply and common mode rejection ra-
comparators reference voltage P33 (REF) is common to tios are 90 dB and 60 dB, respectively.
both comparators.
Interrupts are generated on either edge of Comparator 2's
1
Typical applications for the on-board comparators; Zero output, or on the falling edge of Comparator 1's output.
crossing detection, A/D conversion, voltage scaling, and The comparator output is used for interrupt generation,
threshold detection. In Analog Mode, P33 input functions Port 3 data inputs, or TIN through P31. Alternatively, the
serve as a reference voltage to the comparators. comparators can be disabled, freeing the reference input
(P33) for use as IRQ1 and/or P33 input.
The dual comparator (common inverting terminal) features
a single power supply which discontinues power in STOP
FUNCTIONAL DESCRIPTION
The following special functions have been incorporated RESET. This function is accomplished by means of a Pow-
into the Z86E04/E08 devices to enhance the standard Z8 er-On Reset or a Watch-Dog Timer Reset. Upon power-
core architecture to provide the user with increased design up, the Power-On Reset circuit waits for TPOR ms, plus 18
flexibility. clock cycles, then starts program execution at address
000C (Hex) (Figure 10). The Z86E04/E08 control registers'
reset value is shown in Table 3.
INT OSC XTAL OSC
POR
(Cold Start)
Chip Reset
Delay Line 18 CLK
TPOR msec Reset Filiter
P27
(Stop Mode)
Figure 10. Internal Reset Configuration
Power-On Reset (POR). A timer circuit clocked by a ded- Watch-Dog Timer Reset. The WDT is a retriggerable
icated on-board RC oscillator is used for a POR timer func- one-shot timer that resets the Z8 if it reaches its terminal
tion. The POR time allows VCC and the oscillator circuit to count. The WDT is initially enabled by executing the WDT
stabilize before instruction execution begins. The POR instruction and is retriggered on subsequent execution of
timer circuit is a one-shot timer triggered by one of the four the WDT instruction. The timer circuit is driven by an on-
following conditions: board RC oscillator.
■ Power-bad to power-good status
■ Stop-Mode Recovery
■ WDT time-out
■ WDH time-out
Z86E04/E08
FUNCTIONAL DESCRIPTION (Continued)

Table 3. Z86E04/E08 Control Registers
Reset Condition
Addr. Reg. D7 D6 D5 D4 D3 D2 D1 D0 Comments
FF SPL 0 0 0 0 0 0 0 0
FD RP 0 0 0 0 0 0 0 0
FC FLAGS U U U U U U U U
FB IMR 0 U U U U U U U
FA IRQ U U 0 0 0 0 0 0 IRQ3 is used for positive edge
detection
F9 IPR U U U U U U U U
F8* P01M U U U 0 U U 0 1
F7* P3M U U U U U U 0 0
F6* P2M 1 1 1 1 1 1 1 1 Inputs after reset
F5 PRE0 U U U U U U U 0
F4 T0 U U U U U U U U
F3 PRE1 U U U U U U 0 0
F2 T1 U U U U U U U U
F1 TMR 0 0 0 0 0 0 0 0
Note: *Registers are not reset after a STOP-Mode Recovery using P27 pin. A subsequent reset will cause these control registers to
be reconfigured as shown in Table 4 and the user must avoid bus contention on the port pins or it may affect device reliability.
Z86E04/E08
Program Memory. The Z86E04/E08 addresses up to Register File. The Register File consists of three I/O port
1K/2KB of Internal Program Memory (Figure 11). The first registers, 124 general-purpose registers, and 14 control
12 bytes of program memory are reserved for the interrupt and status registers R0-R3, R4-R127 and R241-R255, re-
vectors. These locations contain six 16-bit vectors that cor-
respond to the six available interrupts. Bytes 0-1024/2048
spectively (Figure 12). General-purpose registers occupy
the 04H to 7FH address space. I/O ports are mapped as
1
are on-chip one-time programmable ROM. per the existing CMOS Z8.
1023/2047
3FH/7FFH Location Indentifiers
255 (FFH) Stack Pointer (Bits 7-0) SPL
Location of On-Chip
First Byte of ROM
254 (FE) General-Purpose Register GPR
Instruction
Executed RP
After RESET 12 253 (FD) Register Pointer
0CH
252 (FC) Program Control Flags FLAGS
11 IRQ5 0BH
251 (FB) Interrupt Mask Register IMR
10 IRQ5 0AH
250 (FA) Interrupt Request Register IRQ
9 IRQ4 09H
249 (F9) Interrupt Priority Register IPR
8 IRQ4 08H
248 (F8) Ports 0-1 Mode P01M
7 IRQ3 07H
Interrupt 247 (F7) Port 3 Mode P3M
Vector 6 IRQ3 06H
(Lower Byte) 246 (F6) Port 2 Mode P2M
5 IRQ2 05H 245 (F5) T0 Prescaler PRE0
4 IRQ2 04H
Interrupt 244 (F4) Timer/Counter 0 T0
Vector 3 IRQ1 03H
(Upper Byte) 243 (F3) T1 Prescaler PRE1
2 IRQ1 02H 242 (F2) Timer/Counter 1 T1
1 IRQ0 01H 241 (F1H) Timer Mode TMR
0 IRQ0 00H
Not Implemented
128
127 (7FH)
Figure 11. Program Memory Map General-Purpose
Registers
4
3 Port 3 P3
2 Port 2 P2
1 Reserved P1
0 (00H) Port 0 P0
Figure 12. Register File
Z86E04/E08

The Z86E04/E08 instructions can access registers directly Stack Pointer. The Z86E04/E08 has an 8-bit Stack Point-
or indirectly through an 8-bit address field. This allows er (R255) used for the internal stack that resides within the
short 4-bit register addressing using the Register Pointer. 124 general-purpose registers.
In the 4-bit mode, the register file is divided into eight work- General-Purpose Registers (GPR). These registers are
ing register groups, each occupying 16 continuous loca- undefined after the device is powered up. The registers
tions. The Register Pointer (Figure 13) addresses the keep their last value after any reset, as long as the reset
starting location of the active working-register group. occurs in the VCC voltage-specified operating range. Note:
Register R254 has been designated as a general-purpose
register and is set to 00 Hex after any reset or Stop-Mode
Recovery.
Counter/Timer. There are two 8-bit programmable

r7 r6 r5 r4 r3 r2 r1 r0 R253
(Register Pointer)
counter/timers (T0 and T1), each driven by its own 6-bit
programmable prescaler. The T1 prescaler is driven by in-
The upper nibble of the register file address ternal or external clock sources; however, the T0 can be
provided by the register pointer specifies
the active working-register group. driven by the internal clock source only (Figure 15).
FF The 6-bit prescalers divide the input frequency of the clock

Register Group F R15 to R0 source by any integer number from 1 to 64. Each prescaler
F0
drives its counter, which decrements the value (1 to 256)
that has been loaded into the counter. When both counter
7F
and prescaler reach the end of count, a timer interrupt re-
70
6F
quest IRQ4 (T0) or IRQ5 (T1) is generated.
60
5F
The counter can be programmed to start, stop, restart to
continue, or restart from the initial value. The counters are
50
4F
also programmed to stop upon reaching zero (Single-Pass
The lower nibble Mode) or to automatically reload the initial value and con-
40 of the register
3F file address
tinue counting (Modulo-N Continuous Mode).
Specified Working provided by the
Register Group instruction points
30
2F to the specified The counters, but not the prescalers, are read at any time
register. without disturbing their value or count mode. The clock
20
1F source for T1 is user-definable and is either the internal mi-
Register Group 1 R15 to R0 croprocessor clock divided by four, or an external signal in-
10
0F
R15 to R4*
put through Port 3. The Timer Mode register configures the
Register Group 0
external timer input (P31) as an external clock, a trigger in-
I/O Ports R3 to R0
00 put that is retriggerable or non-retriggerable, or used as a
*Expanded Register Group (0) is selected in this figure
by handling bits D3 to D0 as "0" in Register R253(RP).
gate input for the internal clock.
Figure 13. Register Pointer
Z86E04/E08
Internal Data Bus
Write Write Read 1

OSC PRE0 T0 T0
Initial Value Initial Value Current Value
Register Register Register
÷2
6-Bit 8-bit
÷4 Down Down
Counter Counter
IRQ4
Internal Clock
External Clock
Clock
Logic 6-Bit 8-Bit IRQ5
÷4 Down Down
Counter Counter
Internal Clock
Gated Clock PRE1 T1 T1
Triggered Clock Initial Value Initial Value Current Value
Register Register Register
TIN P31
Write Write Read
Internal Data Bus
* Note: By passed, if Low EMI Mode is selected.
Figure 14. Counter/Timers Block Diagram
Z86E04/E08

Interrupts. The Z86E04/E08 has six interrupts from six To accommodate polled interrupt systems, interrupt inputs
different sources. These interrupts are maskable and pri- are masked and the interrupt request register is polled to
oritized (Figure 15). The sources are divided as follows: determine which of the interrupt requests needs service.
the falling edge of P31 (AN1), P32 (AN2), P33 (REF), the
rising edge of P32 (AN2), and two counter/timers. The In- Note: User must select any Z86E08 mode in Zilog's C12
terrupt Mask Register globally or individually enables or ICEBOX™ emulator. The rising edge interrupt is not sup-
disables the six interrupt requests (Table 4). ported on the Z86CCP00ZEM emulator.
When more than one interrupt is pending, priorities are re- Table 4. Interrupt Types, Sources, and Vectors
solved by a programmable priority encoder that is con- Vector
trolled by the Interrupt Priority register. All Z86E04/E08 in- Name Source Location Comments
terrupts are vectored through locations in program IRQ0 AN2(P32) 0,1 External (F)Edge
memory. When an Interrupt machine cycle is activated, an IRQ1 REF(P33) 2,3 External (F)Edge
Interrupt Request is granted. This disables all subsequent
IRQ2 AN1(P31) 4,5 External (F)Edge
interrupts, saves the Program Counter and Status Flags,
IRQ3 AN2(P32) 6,7 External (R)Edge
and then branches to the program memory vector location
reserved for that interrupt. This memory location and the IRQ4 T0 8,9 Internal
next byte contain the 16-bit starting address of the interrupt IRQ5 T1 10,11 Internal
service routine for that particular interrupt request. Notes:
F = Falling edge triggered
R = Rising edge triggered
IRQ0 - IRQ5
IRQ
IMR
Global 6
Interrupt
Enable IPR
Interrupt
Request PRIORITY
LOGIC
Vector Select
Figure 15. Interrupt Block Diagram
Z86E04/E08
Clock. The Z86E04/E08 on-chip oscillator has a high- The crystal should be connected across XTAL1 and
gain, parallel-resonant amplifier for connection to a crystal, XTAL2 using the vendors crystal recommended capacitors
LC, RC, ceramic resonator, or any suitable external clock from each pin directly to device ground pin 14 (Figure 16).
source (XTAL1 = INPUT, XTAL2 = OUTPUT). The crystal
should be AT cut, up to 12 MHz max., with a series resis-
Note that the crystal capacitor loads should be connected
to VSS, Pin 14 to reduce Ground noise injection.
1
tance (RS) of less than or equal to 100 Ohms.
XTAL1 XTAL1 XTAL1 XTAL1

C1 C1 C1
* * L * R
XTAL2 XTAL2 XTAL2 XTAL2

C2 C2
* *
Ceramic Resonator or LC External Clock RC

Crystal @ 5V Vcc (TYP)
C1, C2 = 47 pF TYP *
F = 8 MHz C1 = 100 pF
R = 2K
F = 6 MHz
* Typical value including pin parasitics
Figure 16. Oscillator Configuration
Z86E04/E08

Table 5. Typical Frequency Vs. RC Values
VCC = 5.0V @ 25°C
Load Capacitor
33 pFd 56 pFd 100 pFd 0.00 1µFd
Resistor (R) A(Hz) B(Hz) A(Hz) B(Hz) A(Hz) B(Hz) A(Hz) B(Hz)
1.0M 33K 31K 20K 20K 12K 11K 1.4K 1.4K
560K 56K 52K 34K 32K 20K 19K 2.5K 2.4K
220K 144K 130K 84K 78K 48K 45K 6K 6K
100K 315K 270K 182K 164K 100K 95K 12K 12K
56K 552K 480K 330K 300K 185K 170K 23K 22K
20K 1.4M 1M 884K 740K 500K 450K 65K 61K
10K 2.6M 2M 1.6M 1.3M 980K 820K 130K 123K
5K 4.4M 3M 2.8M 2M 1.7K 1.3M 245K 225K
2K 8M 5M 6M 4M 3.8K 2.7M 600K 536K
1K 12M 7M 8.8M 6M 6.3K 4.2M 1.0M 950K
Notes:
A = STD Mode Frequency.
B = Low EMI Mode Frequency.
Table 6. Typical Frequency Vs. RC Values

VCC = 5.0V @ 25°C
Load Capacitor
Resistor (R) 33 pFd 56 pFd 100 pFd 0.00 1µFd
A(Hz) B(Hz) A(Hz) B(Hz) A(Hz) B(Hz) A(Hz) B(Hz)
1.0M 18K 18K 12K 12K 7.4K 7.7K 1K 1K
560K 30K 30K 20K 20K 12K 12K 1.6K 1.6K
220K 70K 70K 47K 47K 30K 30K 4K 4K
100K 150K 148K 97K 96K 60K 60K 8K 8K
56K 268K 250K 176K 170K 100K 100K 15K 15K
20K 690M 600K 463K 416K 286K 266K 40K 40K
10K 1.2M 1M 860K 730K 540K 480K 80K 76K
5K 2M 1.7M 1.5M 1.2M 950K 820K 151K 138K
2K 4.6M 3M 3.3M 2.4M 2.2M 1.6M 360K 316K
1K 7M 4.6M 5M 3.6M 3.6K 2.6M 660K 565K
Notes:
A = STD Mode Frequency.
B = Low EMI Mode Frequency.
Z86E04/E08
HALT Mode. This instruction turns off the internal CPU Watch-Dog Timer (WDT). The Watch-Dog Timer is en-
clock but not the crystal oscillation. The counter/timers and abled by instruction WDT. When the WDT is enabled, it
external interrupts IRQ0, IRQ1, IRQ2 and IRQ3 remain ac- cannot be stopped by the instruction. With the WDT in-
tive. The device is recovered by interrupts, either external-
ly or internally generated. An interrupt request must be ex-
struction, the WDT is refreshed when it is enabled within
every 1 Twdt period; otherwise, the controller resets itself,
1
ecuted (enabled) to exit HALT Mode. After the interrupt The WDT instruction affects the flags accordingly; Z=1,
service routine, the program continues from the instruction S=0, V=0.
after the HALT.
WDT = 5F (Hex)
Note: On the C12 ICEBOX, the IRQ3 does not wake the
device out of HALT Mode. Opcode WDT (5FH). The first time Opcode 5FH is execut-
ed, the WDT is enabled and subsequent execution clears
STOP Mode. This instruction turns off the internal clock the WDT counter. This must be done at least every TWDT;
and external crystal oscillation and reduces the standby otherwise, the WDT times out and generates a reset. The
current to 10 µA. The STOP Mode is released by a RESET generated reset is the same as a power-on reset of TPOR,
through a Stop-Mode Recovery (pin P27). A Low input plus 18 XTAL clock cycles. The software enabled WDT
condition on P27 releases the STOP Mode. Program exe- does not run in STOP Mode.
cution begins at location 000C(Hex). However, when P27
is used to release the STOP Mode, the I/O port Mode reg- Opcode WDH (4FH). When this instruction is executed it
isters are not reconfigured to their default power-on condi- enables the WDT during HALT. If not, the WDT stops
tions. This prevents any I/O, configured as output when the when entering HALT. This instruction does not clear the
STOP instruction was executed, from glitching to an un- counters, it just makes it possible to have the WDT running
known state. To use the P27 release approach with STOP during HALT Mode. A WDH instruction executed without
Mode, use the following instruction: executing WDT (5FH) has no effect.
LD P2M, #1XXX XXXXB Permanent WDT. Selecting the hardware enabled Perma-
NOP nent WDT option, will automatically enable the WDT upon
exiting reset. The permanent WDT will always run in HALT
STOP
Mode and STOP Mode, and it cannot be disabled.
X = Dependent on user's application.
Auto Reset Voltage (VLV). The Z86E04/E08 has an auto-
Note: A low level detected on P27 pin will take the device reset built-in. The auto-reset circuit resets the Z86E04/E08
out of STOP Mode even if configured as an output. when it detects the VCC below VLV.
In order to enter STOP or HALT Mode, it is necessary to Figure 18 shows the Auto Reset Voltage versus tempera-
first flush the instruction pipeline to avoid suspending exe- ture. If the VCC drops below the VCC operating voltage
cution in mid-instruction. To do this, the user executes a range, the Z86E04/E08 will function down to the VLV un-
NOP (opcode=FFH) immediately before the appropriate less the internal clock frequency is higher than the speci-
SLEEP instruction, such as: fied maximum VLV frequency.
FF NOP ; clear the pipeline

6F STOP ; enter STOP Mode
or
FF NOP ; clear the pipeline
7F HALT ; enter HALT Mode
Z86E04/E08
Vcc
(Volts)
2.9
2.8
2.7
2.6
2.5
2.4
2.3 Temp
–40°C –20°C 0°C 20°C 40°C 60°C 80°C 100°C
Figure 17. Typical Auto Reset Voltage

(VLV) vs. Temperature
Z86E04/E08
Low EMI Emission ROM Protect. ROM Protect fully protects the Z86E04/E08
ROM code from being read externally. When ROM Protect
The Z86E04/E08 can be programmed to operate in a low
is selected, the instructions LDC and LDCI are supported
EMI Emission (Low Noise) Mode by means of an EPROM
programmable bit option. Use of this feature results in:
(Z86E04/E08 and Z86C04/C08 do not support the instruc-
tions of LDE and LDEI). When the device is programmed
1
■ Less than 1 mA consumed during HALT Mode. for ROM Protect, the Low Noise feature will not automati-
cally be enabled.
■ All drivers slew rates reduced to 10 ns (typical).
Please note that when using the device in a noisy environ-
■ Internal SCLK/TCLK = XTAL operation limited to a ment, it is suggested that the voltages on the EPM and CE
maximum of 4 MHz - 250 ns cycle time. pins be clamped to VCC through a diode to VCC to prevent
accidentally entering the OTP Mode. The VPP requires
■ Output drivers have resistances of 500 ohms (typical). both a diode and a 100 pF capacitor.
■ Oscillator divide-by-two circuitry eliminated. Auto Latch Disable. Auto Latch Disable option bit when
The Z86E04/E08 offers programmable ROM Protect and programmed will globally disable all Auto Latches.
programmable Low Noise features. When programmed for
Low Noise, the ROM Protect feature is optional. WDT Enable. The WDT Enable option bit, when pro-
grammed, will have the hardware enabled Permanent
In addition to VDD and GND (VSS), the Z86E04/E08 chang- WDT enabled after exiting reset and can not be stopped in
es all its pin functions in the EPROM Mode. XTAL2 has no Halt or Stop Mode.
function, XTAL1 functions as /CE, P31 functions as /OE,
P32 functions as EPM, P33 functions as VPP, and P02 EPROM/Test Mode Disable. The EPROM/Test Mode
functions as /PGM. Disable option bit, when programmed, will disable the
EPROM Mode and the Factory Test Mode. Reading, veri-
fying, and programming the Z8 will be disabled. To fully
verify that this mode is disabled, the device must be power
cycled.
User Modes. Table 7 shows the programming voltage of

each mode of Z86E04/E08.
Table 7. OTP Programming Table
Programming Modes VPP EPM /CE /OE /PGM ADDR DATA VCC*
EPROM READ1 NU VH VIL VIL VIH ADDR Out 4.5V†
EPROM READ2 NU VH VIL VIL VIH ADDR Out 5.5V†
PROGRAM VH X VIL VIH VIL ADDR In 6.4V
PROGRAM VERIFY VH X VIL VIL VIH ADDR Out 6.4V
EPROM PROTECT VH VH VH VIH VIL NU NU 6.4V
LOW NOISE SELECT VH VIH VH VIH VIL NU NU 6.4V
AUTO LATCH DISABLE VH VIH VH VIL VIL NU NU 6.4V
WDT ENABLE VH VIL VH VIH VIL NU NU 6.4V
EPROM/TEST MODE VH VIL VH VIL VIL NU NU 6.4V
Notes:
1. VH =13.0V ± 0.25 VDC .
2. VIH = As per specific Z8 DC specification.
3. VIL= As per specific Z8 DC specification.
4. X = Not used, but must be set to VH or VIH level.
5. NU = Not used, but must be set to either VIH or VIL level.
6. IPP during programming = 40 mA maximum.
7. ICC during programming, verify, or read = 40 mA maximum.
8. * VCC has a tolerance of ±- 0.25V.
9. † VCC = 5.0V is acceptable.
Z86E04/E08

Internal Address Counter. The address of Z86E04/E08 Programming Waveform. Figures 19, 20 and 21 show
is generated internally with a counter clocked through pin the programming waveforms of each mode. Table 8 shows
P01 (Clock). Each clock signal increases the address by the timing of programming waveforms.
one and the “high” level of pin P00 (Clear) will reset the ad-
dress to zero. Figure 18 shows the setup time of the serial Programming Algorithm. Figure 22 shows the flow chart
address input. of the Z86E04/E08 programming algorithm.
Table 8. Timing of Programming Waveforms
Parameters Name Min Max Units

1 Address Setup Time 2 µs
2 Data Setup Time 2 µs
3 VPP Setup 2 µs
4 VCC Setup Time 2 µs
5 Chip Enable Setup Time 2 µs
6 Program Pulse Width 0.95 ms
7 Data Hold Time 2 µs
8 /OE Setup Time 2 µs
9 Data Access Time 188 ns
10 Data Output Float Time 100 ns
11 Overprogram Pulse Width 2.85 ms
12 EPM Setup Time 2 µs
13 /PGM Setup Time 2 µs
14 Address to /OE Setup Time 2 µs
15 Option Program Pulse Width 78 ms
16 /OE Width 250 ns
17 Address Valid to /OE Low 125 ns
Z86E04/E08
T2
P01 = Clock
1
T4
T3
T1
P00 = Clear
Vpp/EPM
T6
T5
Internal
Address
Vih 0 Min
Data Vil Invalid Valid Invalid Valid
Legend:
T1 Reset Clock Width 30 ns Min

T2 Input Clock High 100 ns Min
T3 Input Clock Period 200 ns Min
T4 Input Clock Low 100 ns Min
T5 Clock to Address Counter Out Delay 15 ns Max
T6 Epm/Vpp Set up Time 40 µs Min
Figure 18. Z86E04/E08 Address Counter Waveform
Z86E04/E08
VIH
Address Address Stable Address Stable

VIL
17
VIH 17
Data Invalid Valid Invalid Valid

VIL
9
VH
VPP
VIL
VH
EPM
VIL
5.5V
12
VCC
4.5V
VIH
/CE
VIL
5
VIH
/OE 16
VIL
16 16
VIH
/PGM
VIL
Figure 19. Z86E04/E08 Programming Waveform

(EPROM Read)
Z86E04/E08
VIH
Address
VIL
Address Stable 1
1
VIH
Data Data Stable Data Out Valid
VIL
2 9 10
VH
VPP
VIH
3
VH
EPM
VIL
6V
VCC
4.5V
4 7
VIH
/CE
VIL
5
VIH
/OE
VIL 13
VIH 16
/PGM
VIL
6 8
11
Program Cycle Verify Cycle
Figure 20. Z86E04/E08 Programming Waveform

(Program and Verify)
Z86E04/E08
VIH
Address
VIL
VIH
Data
VIL
VH
VPP
VIH
3
6V
VCC
4.5V
4
VH
/CE
VIH
5
VIH
/OE
VH
EPM VIH VIH

VIL
12 12
13 13
VIH
/PGM VIL
15 15
EPROM Low
Protect Noise
Figure 21. Z86E04/E08 Programming Options Waveform

(EPROM Protect and Low Noise Program)
Z86E04/E08
VIH
Address
VIL 1
VIH
Data
VIL
VH
VPP
VIH
3
6V
VCC
4.5V
4
VH
/CE
VIH VIH
5
VIL
/OE
12 12
13 13
VIH
EPM VIL
12 12
13 13
VIH
/PGM
VIL
15 15 15
Auto Latch WDT EPROM/Test

Mode Disable
Figure 22. Z86E04/E08 Programming Options Waveform

(Auto Latch Disable, Permanent WDT Enable and
EPROM/Test Mode Disable)
Z86E04/E08
Start
Addr =
First Location
Vcc = 6.4V
Vpp = 13.0V
N=0
Program
1 ms Pulse
Increment N
Yes
N = 25 ?
No
Fail Verify Fail

One Byte Verify Byte
Pass Pass
Prog. One Pulse

3xN ms Duration
Increment No
Last Addr ?
Address
Yes
Vcc = Vpp = 4.5V
Verify All Fail

Bytes
Pass
Vcc = Vpp = 5.5V Device Failed
Verify All Fail

Bytes
Pass
Device Passed
Figure 23. Z86E04/E08 Programming Algorithm
Z86E04/E08
Z8 CONTROL REGISTERS
R241 TMR
R244 T0 1
D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0
T0 Initial Value
0 No Function (When Written)
1 Load T0 (Range: 1-256 Decimal
01-00 HEX)
0 Disable T0 Count T0 Current Value
1 Enable T0 Count (When READ)
0 No Function
1 Load T1
0 Disable T1 Count Figure 27. Counter/Timer 0 Register
1 Enable T1 Count
(F4H: Read/Write)
TIN Modes
00 External Clock Input
01 Gate Input
10 Trigger Input
(Non-retriggerable)
11 Trigger Input R245 PRE0
(Retriggerable)
D7 D6 D5 D4 D3 D2 D1 D0
Reserved (Must be 0)
Count Mode
0 T0 Single Pass
1 T0 Modulo N
Figure 24. Timer Mode Register (F1H: Read/Write)
Prescaler Modulo
(Range: 1-64 Decimal
R242 T1 01-00 HEX)
D7 D6 D5 D4 D3 D2 D1 D0
T 1 Initial Value Figure 28. Prescaler 0 Register (F5H: Write Only)

(When Written)
(Range 1-256 Decimal
01-00 HEX)
T 1 Current Value
(When READ)
R246 P2M
D7 D6 D5 D4 D3 D2 D1 D0
Figure 25. Counter Timer 1 Register (F2H: Read/Write)

P2 7 - P2 0 I/O Definition
0 Defines Bit as OUTPUT
1 Defines Bit as INPUT
R243 PRE1
D7 D6 D5 D4 D3 D2 D1 D0
Figure 29. Port 2 Mode Register (F6H: Write Only)
Count Mode
0 = T 1 Single Pass
1 = T 1 Modulo N
R247 P3M
Clock Source
1 = T 1 Internal D7 D6 D5 D4 D3 D2 D1 D0
0 = T 1 External Timing Input
(T IN ) Mode
Prescaler Modulo
0 Port 2 Open-Drain
(Range: 1-64 Decimal
01-00 HEX) 1 Port 2 Push-pull
Port 3 Inputs
0 Digital Mode
1 Analog Mode
Figure 26. Prescaler 1 Register (F3H: Write Only) Reserved (Must be 0)
Figure 30. Port 3 Mode Register (F7H: Write Only)
Z86E04/E08
Z8 CONTROL REGISTERS (Continued)
R248 P01M R251 IMR
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
1 Enables IRQ0-IRQ5
P02-P00 Mode (D0 = IRQ0)
00 = Output
01 = Input Reserved (Must be 0.)
1 Enables Interrupts
Reserved (Must be 1.)
Figure 34. Interrupt Mask Register

(FBH: Read/Write)
Figure 31. Port 0 and 1 Mode Register
(F8H: Write Only)
R252 Flags
D7 D6 D5 D4 D3 D2 D1 D0
R249 IPR
D7 D6 D5 D4 D3 D2 D1 D0
User Flag F1
User Flag F2
Interrupt Group Priority Half Carry Flag
Reserved = 000
C > A > B = 001 Decimal Adjust Flag
A > B > C = 010
Overflow Flag
A > C > B = 011
B > C > A = 100 Sign Flag
C > B > A = 101
Zero Flag
B > A > C = 110
Reserved = 111 Carry Flag
IRQ1, IRQ4 Priority (Group C)
0 = IRQ1 > IRQ4
1 = IRQ4 > IRQ1
IRQ0, IRQ2 Priority (Group B)
Figure 35. Flag Register
0 = IRQ2 > IRQ0 (FCH: Read/Write)
1 = IRQ0 > IRQ2
IRQ3, IRQ5 Priority (Group A)

0 = IRQ5 > IRQ3
1 = IRQ3 > IRQ5 R253 RP
D7 D6 D5 D4 D3 D2 D1 D0
Figure 32. Interrupt Priority Register Expanded Register File

(F9H: Write Only) Working Register Pointer
Default After Reset = 00H
R250 IRQ
Figure 36. Register Pointer
D7 D6 D5 D4 D3 D2 D1 D0
(FDH: Read/Write)
IRQ0 = P32 Input

IRQ1 = P33 Input
IRQ2 = P31 Input
IRQ3 = P32 Input R255 SPL
IRQ4 = T0
IRQ5 = T1 D7 D6 D5 D4 D3 D2 D1 D0
Stack Pointer Lower
Byte (SP 7 - SP 0 )
Figure 33. Interrupt Request Register

(FAH: Read/Write)
Figure 37. Stack Pointer
(FFH: Read/Write)
Z86E04/E08
PACKAGE INFORMATION
18-Pin DIP Package Diagram
18-Pin SOIC Package Diagram
Z86E04/E08
ORDERING INFORMATION
Z86E04 Z86E08
Standard and Extended Temperature Standard and Extended Temperature
18-Pin DIP 18-Pin SOIC 18-Pin DIP 18-Pin SOIC
Z86E0412PSC Z86E04012SC Z86E0812PSC Z86E0812SSC
Z86E0412PEC Z86E0412SEC Z86E0812PEC Z86E0812SEC
For fast results, contact your local Zilog sales office for assistance in ordering the part(s) desired.
Codes Preferred Temperature

S = 0°C to +70°C
Preferred Package
E = –40°C to +105°C
P = Plastic DIP
Speeds
Longer Lead Time
12 =12 MHz
S = SOIC
Environmental
C = Plastic Standard
Example:
Z 86E04 12 P S C is a Z86E04, 12 MHz, DIP, 0°C to +70°C, Plastic Standard Flow
Environmental Flow
Temperature
Package
Speed
Product Number
Zilog Prefix
© 1997 by Zilog, Inc. All rights reserved. No part of this Zilog’s products are not authorized for use as critical
document may be copied or reproduced in any form or by components in life support devices or systems unless a
any means without the prior written consent of Zilog, Inc. specific written agreement pertaining to such intended use
The information in this document is subject to change is executed between the customer and Zilog prior to use.
without notice. Devices sold by Zilog, Inc. are covered by Life support devices or systems are those which are
warranty and patent indemnification provisions appearing intended for surgical implantation into the body, or which
in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. sustains life whose failure to perform, when properly used
makes no warranty, express, statutory, implied or by in accordance with instructions for use provided in the
description, regarding the information set forth herein or labeling, can be reasonably expected to result in
regarding the freedom of the described devices from significant injury to the user.
intellectual property infringement. Zilog, Inc. makes no
warranty of merchantability or fitness for any purpose. Zilog, Inc. 210 East Hacienda Ave.
Zilog, Inc. shall not be responsible for any errors that may Campbell, CA 95008-6600
appear in this document. Zilog, Inc. makes no commitment Telephone (408) 370-8000
to update or keep current the information contained in this FAX (408) 370-8056
document. Internet: www.zilog.com

Z86e0412psc PDF

Uploaded by

Copyright:

Available Formats

Z86e0412psc PDF

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Z86e0412psc PDF

Uploaded by

Copyright:

Available Formats

PRELIMINARY PRODUCT SPECIFICATION

CMOS Z8 OTP MICROCONTROLLERS

Part Oscillator Operating Operating ROM

■ Two Analog Comparators ■ On-Chip Oscillator that Accepts XTAL, Ceramic

Two on-chip counter/timers, with a large number of user

Figure 1. Functional Block Diagram

GENERAL DESCRIPTION (Continued)

Figure 2. EPROM Programming Mode Block Diagram

EPROM Programming Mode Standard Mode

ABSOLUTE MAXIMUM RATINGS

Parameter Min Max Units Note

3. This excludes Pin 6 and Pin 7.

STANDARD TEST CONDITIONS

Figure 5. Test Load Diagram

Parameter Min Max

IOL Output Leakage 3.0V –1.0 1.0 µA VIN = 0V, VCC

DC ELECTRICAL CHARACTERISTICS (Continued)

IIL Input Leakage 4.5V –1.0 1.0 µA VIN = 0V, VCC

DC ELECTRICAL CHARACTERISTICS (Continued)

Figure 6. AC Electrical Timing Diagram

TA= –40 °C to +105 °C

AC ELECTRICAL CHARACTERISTICS (Continued)

Low Noise Mode

TA= –40 °C to +105 °C

LOW NOISE VERSION

■ Internal SCLK/TCLK operation limited to a maximum of

PIN FUNCTIONS (Continued)

1.5 2.3 Hysteresis VCC @ 5.0V

Auto Latch Option

Figure 7. Port 0 Configuration

1.5 2.3 Hysteresis VCC @ 5.0V

Auto Latch Option

Figure 8. Port 2 Configuration

PIN FUNCTIONS (Continued)

P33 Data Latch

IRQ 0,1,2 = Falling Edge Detection

Figure 9. Port 3 Configuration

INT OSC XTAL OSC

Figure 10. Internal Reset Configuration

■ Power-bad to power-good status

FUNCTIONAL DESCRIPTION (Continued)

2 IRQ1 02H 242 (F2) Timer/Counter 1 T1

1 IRQ0 01H 241 (F1H) Timer Mode TMR

Figure 12. Register File

FUNCTIONAL DESCRIPTION (Continued)

Counter/Timer. There are two 8-bit programmable

FF The 6-bit prescalers divide the input frequency of the clock

Figure 13. Register Pointer

Internal Data Bus

Write Write Read 1

Internal Data Bus

* Note: By passed, if Low EMI Mode is selected.

Figure 14. Counter/Timers Block Diagram

FUNCTIONAL DESCRIPTION (Continued)

Figure 15. Interrupt Block Diagram

XTAL1 XTAL1 XTAL1 XTAL1

XTAL2 XTAL2 XTAL2 XTAL2

Ceramic Resonator or LC External Clock RC

* Typical value including pin parasitics