ON Cascaded H-Bridge Five Level Inverter With Reduced Switch Count Using Sinusoidal Pulse Width Modulation Technique

ON
CASCADED H-BRIDGE FIVE LEVEL INVERTER WITH

REDUCED SWITCH COUNT USING SINUSOIDAL PULSE
WIDTH MODULATION TECHNIQUE
1
INTRODUCTION
• Inverter is an electronic circuit which converts direct current into an
alternating current.
• Inverters are used as emergency back up power in home, in aircraft system
to convert a portion of aircraft DC power into an AC and also used in
electrical devices like lights, RADAR, radio, motors and so on.
• Pulse width modulation techniques with high switching frequency are used
to get quality power with a minimum amount of ripple current.
• As two level inverters have some limitations in operating at high frequency
due to harmonics, conduction and switching losses. Hence multilevel
inverters came into account.
• Multilevel inverters came into existence in the year 1975 which are
applicable in high and medium voltage situations.
• Multilevel inverter is a power electronic circuit which is capable of
providing alternating voltage level at the output using multiple lower level
DC voltages feeding as an input.
2
Contd….
• Using multiple DC sources a sinusoidal like waveform can be generated at
the output with the reduction in total harmonic distortion and increase in
quality output waveform.
• Simulation is carried out for different pulse width modulation schemes like
single phase PWM, sinusoidal PWM and level shifting PWM for 5 and 7
level inverter and the results are observed in scope of MATLAB.
• The hardware is developed for cascaded H-bridge multilevel inverter with
reduced switch count using sinusoidal PWM technique with two separate
12V DC sources each and IRF 840 N channel MOSFET’s to obtain 5
different voltage levels.
• In sinusoidal pulse width modulation ,high frequency triangular wave is
compared with sine reference wave to generate PWM switching pulses for
the operation of the inverter.
• The developed hardware for cascaded H-bridge for five level inverter using
sinusoidal PWM is tested and verified in the power electronics laboratory
and the output voltage waveforms are observed in the digital storage
oscilloscope with a resistive load of R=100Ω.
3
TYPES OF MULTILEVEL INVERTER
1) DIODE CLAMPED MULTILEVEL INVERTER.
2) FLYING CAPACITOR MULTILEVEL INVERTER.
3) CASCADED H-BRIDGE MULTILEVEL INVERTER.
CASCADED H-BRIDGE MULTILEVEL INVERTER:

 In the recent years the cascaded H-bridge multilevel inverters have drawn
tremendous interest in the medium voltage and high power due to the
increased demand in power.
 The cascaded inverter uses series strings of single phase full bridge
inverters to construct multilevel phase legs with separate DC sources.
 By using cascaded multilevel inverter increased quality output, low THD
and better harmonic spectrum can be obtained.
4
LITERATURE SURVEY
1. Sreenivasulu Mamila , Suresh Kumar Anisetty and M. Rama Pallavi
“ A New Cascaded H-Bridge Multilevel Inverter With Reduced Switch

Count” 2017 International Conference on Smart Technology for Smart
Nation (ICSTSN) 978-1-5386-0569-1 ©2017 IEEE.
• The paper employs sinusoidal pulse width modulation technique for
hardware implementation as it requires (L-1) carriers but in the proposed
work only (L+1/2) carriers are sufficient for the operation of circuit.
• Simulation is done using MATLAB/SIMULINK by using level shifting
modulation technique and quality output voltage waveform and reduction
in total harmonic distortion are observed in the scope.
• The simulations results are carried out with a high carrier frequency( kHz),
reference sine wave frequency of 50Hz and modulation index varying from
1 to 0.5.
• By varying the modulation index ratio different levels of output voltage are
5
observed.
2. T V V S Lakshmi , Noby George, Umashankar S and Kothari D P
“Cascaded seven level inverter with reduced number of switches using

level shifting PWM technique” 2013 International Conference on Power,
Energy and Control (ICPEC) 978-1-4673-6030-2/13 ©2013 IEEE.
• The paper employs sinusoidal pulse width modulation technique for the
proposed hardware in which triangular waves are compared with
sinusoidal reference wave to generate sine PWM switching sequence.
• The paper had analyzed the effect of harmonic spectrum by using 1kHz
carrier frequency for the generation of SPWM pulses with a modulation
index of 0.8.
• Simulation is carried out using MATLAB/SIMULINK employing SPWM
technique and comparison is made for the topologies with 9 switches and 7
switches and observed an effective reduction in THD of 14% and 12.5%
respectively.
• With the simulations results obtained by the publishers, it had been
concluded that 7 switch topology is more effective than the 9 switch
6
topology
.
3 Rahul Nair, Mahalakshmi R, Dr. Sindhu Thampatty K.c.
“Performance of Three Phase 11-level Inverter with reduced number of

switches using different PWM Techniques” 2015 IEEE International Conference
on Technological Advancements in Power & Energy 978-1-4799-8280-6/15 ©2015
IEEE.
• The paper implemented the configuration consisting of three separate DC sources
to generate 11 different levels of output voltages.
• The paper explains about the various LS-PWM (IPD, APD,CO and VF) methods
which are analyzed and compared with each other.
• To control the frequency and harmonics injected into the circuitry sinusoidal pulse
width modulation technique has been used in the paper.
• From the simulation results it has found that VF-PWM provides minimum THD of
12.51% at the inverter output voltage.
• To obtain the AC rectified sine wave of low THD of 1.77% a small inductance can
be used in LC filter which is connected in series to the inverter output.
7
4. Venu sonti, Sachin Jain, Vivek Agarwal
” A New Low Cost and High Efficiency Cascaded Half-Bridge Multilevel

Inverter with Reduced Number of Switches” 2014 IEEE International
Conference on Power Electronics, Drives and Energy Systems (PEDES)
978-1-4799-6373-7/14 ©2014 IEEE.
• The paper explains about the elimination of neutral point fluctuations , DC
offset current and diode reverse recovery where in observations can be
made using conventional and flying capacitor configurations.
• The employed multilevel inverter has high efficiency and comparatively
cost is low.
• According to the paper, proposed configuration can be operated in both
symmetric and asymmetric configuration depending on values of DC
voltage source.
• In the proposed topology, two switches are operated at low switching
frequency in order to reduce the switching losses.
• Simulation is carried out for both symmetrical and asymmetrical
configurations using MATLAB/SIMULINK to verify/compare with the
8
obtained results of hardware.
5. C. Dhanamjayalu and S. Meikandasivam
“Implementation and Comparison of Symmetric and Asymmetric Multilevel
Inverters for Dynamic Loads” 2017 International Conference on Smart
Technology for Smart Nation (ICSTSN) 2169-3536 ©2017 IEEE.
•Comparison has been made on both symmetric and asymmetric H-bridge multilevel
inverters using a switched capacitor unit for 17 level inverters.
•The symmetric topology consists of modified H-bridge inverter which resulted into
an increase in output voltage from three level to five level by using bidirectional
switch at the midpoint of a dual input DC source.
•Simulation is carried out using MATLAB/simulink software.
•In the proposed asymmetric topology, DC sources are replaced with switched
capacitor unit which in turn boosts the output voltage and produces twice the voltage
levels at the loads.
•Hardware results are experimentally executed with the prototype models of both
symmetric and asymmetric configuration by interfacing with dSPACE RTI 1104.
•In both configurations testing had been carried out under steady-state condition, load
disturbance and the obtained result maintains a stable output voltage with 5.41%
THD in symmetric topology while in asymmetric topology a stable output of 4.54%
THD is achieved. 9
PROBLEM STATEMENT AND ITS SOLUTION
• As single phase full bridge inverter has high total harmonic distortion, high
switching losses, high conduction losses, low quality output voltage
waveform, hence a new basic unit of cascaded H-bridge multilevel inverter
is going to be implemented in my work.
• Simulation is going to be carried out for the following modules using
MATLAB/SIMULINK 2018b version for different pulse width modulation
schemes for both 5 level and 7 level inverter and the results can be
observed in the scope of MATLAB with respect to THD, voltage and
current waveforms.
• In order to overcome the problems like high THD, low quality output
waveform, high electromagnetic interference, high conduction and
switching losses in single phase PWM method, the hardware is developed
for cascaded H-bridge multilevel inverter using IRF 840 MOSFET to
obtain 5 different voltage levels employing SPWM method with two
separate DC sources of 12V each.
• Gate pulses can be generated using microcontroller (ARDUINO MEGA
2560), where in gate pulses are generated by writing a program in C
language in arduino IDE software to have the control over the operation of
the switches.
Contd….
• The program written in C is uploaded in the microcontroller by connecting
the arduino board to the computer’s USB port and the code is tested
through the arduino software.
• Further, comparison will be made with the obtained results for both
simulation and hardware for cascaded H-bridge five level inverter
employing sinusoidal pulse width modulation scheme, where in obtained
results may vary or remain same due to conduction and switching losses
with respect to hardware.
11
ADVANTAGES APPLICATIONS OF
MULTILEVEL INVERTERS
• Reduction in switching and conduction losses.
• Lower voltage stress on switches.
• Suitable for high voltage applications because of its ability to synthesize
output voltage waveform with better harmonic spectrum.
24V AC APPLICATION FOR CASCADED H-BRIDGE FIVE LEVEL

INVERTER :
• They are used in motor applications like small gear motors, micro AC
synchronous motors, small AC synchronous gear motors, Automatic
Debug Monitor CCTV Product Remote Controller AC Synchronous Motor
and so on.
• Used in E-bikes.
12
FUTURE SCOPE
• The developed hardware for cascaded H-bridge multilevel inverter using

sinusoidal PWM method for generating five different output voltage levels
which is used for very low voltage application.
• The developed hardware can be used in high voltage application by
applying higher range of DC sources using level shifting PWM method for
high quality output voltage waveform with reduction in total harmonic
distortion.
13
REFERENCES
1. Sreenivasulu Mamila , Suresh Kumar Anisetty and M. Rama Pallavi “ A New Cascaded H-Bridge Multilevel Inverter With
Reduced Switch Count” 2017 International Conference on Smart Technoloy for Smart Nation (ICSTSN) 978-1-5386-0569-
1$31.00 ©2017 IEEE.
2. T V V S Lakshmi , Noby George, Umashankar S and Kothari D P “Cascaded seven level inverter with reduced number of
switches using level shifting PWM technique” 2013 International Conference on Power, Energy and Control (ICPEC) 978-1-
4673-6030-2/13/$31.00 ©2013 IEEE.
3. Rahul Nair, Mahalakshmi R, Dr. Sindhu Thampatty K.c. “Performance of Three Phase II-level Inverter with reduced number
of switches using different PWM Techniques” 2015 IEEE International Conference on Technological Advancements in Power
& Energy 978-1-4799-8280-6/15/$31.00 ©2015 IEEE.
4. Venu sonti, Sachin Jain, Vivek Agarwal ” A New Low Cost and High Efficiency Cascaded Half-Bridge Multilevel Inverter
with Reduced Number of Switches” 2014 IEEE International Conference on Power Electronics, Drives and Energy Systems
(PEDES) 978-1-4799-6373-7/14/$31.00 ©2014 IEEE.
5. C. Dhanamjayulu and S. Meikandasivam, “Implementation and Comparison of Symmetric and Asymmetric Multilevel
Inverters for Dynamic Loads” 2017 International Conference on Smart Technology for Smart Nation (ICSTSN) 2169-3536
©2017 IEEE.
6. Alexander varschavsky, Juan Dixon, “Cascaded nine-level Inverter for Hybrid- Series Active power filter using Industrial
Controller” IEEE transactions on industrial electronics, VOL 57, No 8, AUGUST 2010
8. Jose Rodriguez, Jih-Sheng Lai, Fang Zheng Peng, “Multilevel Inverters : A survey of Topologies, Controls and Applications “
IEEE transactions on Industrial Electronics, VOL. 49, NO. 4, AUGUST 2002. Jose Rodriguez, Steffen Bernet, Bin Wu, Jorge
O. Pontt and Samir Kouro, “Multilevel Voltage- Source –Converter Topologies for Industrial Medium-Voltage Drives “ IEEE
transactions on Industrial Electronics, VOL. 54, NO. 6, DECEMBER 2007.
9. Brendan Peter McGrath and Donald Grahame Holmes, “Multicarrier PWM Strategies for Multilevel Inverters “ IEEE
transactions on Industrial Electronics, VOL. 49, NO. 4, AUGUST 2002.
10. Ying Cheng, Chang Qian, Mariesa L. Crow, Steve Pekarek and Stan Aticity “ A Comparison of Diode-Clamped and Cascaded
Multilevel Converters for s STATCOM with Energy System “ IEEE transactions on industrial electronics, VOL. 53, NO. 5,
OCTOBER 2006.
11. Alireza Nami, Firuz Zare, Arindam Ghosh and Frede Blaabjerg “A Hybrid Cascade Converter Topology with Series-
Connected Symmetrical and Symmetrical Diode-Clamped H-Bridge Cells” “ IEEE transactions on Industrial Electronics,
VOL. 26, NO. 1, JANUARY 2011.
12. Ahmed Salem, Emad M. Ahmed, Mohamed Orabi, and Mahrous Ahmed “New Three-Phase Symmetrical Multilevel Voltage
Source Inverter “IEEE Journal on Emerging and Selected Topics in Circuits and Systems IEEE Journal 2015.
13. Mohammad Farhadi Kangarlu and Ebrahim Babaei, “A Generalized Cascaded Multilevel Inverter Using Series Connection of
14
Sub-multilevel Inverters “IEEE transactions on Industrial Electronics IEEE Journal 2013.

ON Cascaded H-Bridge Five Level Inverter With Reduced Switch Count Using Sinusoidal Pulse Width Modulation Technique

Uploaded by

Copyright:

Available Formats

ON Cascaded H-Bridge Five Level Inverter With Reduced Switch Count Using Sinusoidal Pulse Width Modulation Technique

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

ON Cascaded H-Bridge Five Level Inverter With Reduced Switch Count Using Sinusoidal Pulse Width Modulation Technique

Uploaded by

Copyright:

Available Formats

ON

CASCADED H-BRIDGE FIVE LEVEL INVERTER WITH

CASCADED H-BRIDGE MULTILEVEL INVERTER:

“ A New Cascaded H-Bridge Multilevel Inverter With Reduced Switch

“Cascaded seven level inverter with reduced number of switches using

“Performance of Three Phase 11-level Inverter with reduced number of

” A New Low Cost and High Efficiency Cascaded Half-Bridge Multilevel

24V AC APPLICATION FOR CASCADED H-BRIDGE FIVE LEVEL

• The developed hardware for cascaded H-bridge multilevel inverter using

You might also like