Scribd Logo
Upload

Welcome to Scribd!

  • 112 views

    74C86 Xor Gates

    Uploaded by

    Karthikeya Kuppa
    This document provides information about the MM54C86 MM74C86 quad 2-input exclusive-OR gate integrated circuit. It includes specifications on operating voltage range, propagation delay, input/output voltages and currents, packaging, and pinout. The gate employs CMOS transistors to provide low power consumption and operates over a wide voltage range of 3-15V.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PDF, TXT or read online from Scribd

    74C86 Xor Gates

    Uploaded by

    Karthikeya Kuppa
    112 views4 pages
    This document provides information about the MM54C86 MM74C86 quad 2-input exclusive-OR gate integrated circuit. It includes specifications on operating voltage range, propagation delay, input/output voltages and currents, packaging, and pinout. The gate employs CMOS transistors to provide low power consumption and operates over a wide voltage range of 3-15V.

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    This document provides information about the MM54C86 MM74C86 quad 2-input exclusive-OR gate integrated circuit. It includes specifications on operating voltage range, propagation delay, input/output voltages and currents, packaging, and pinout. The gate employs CMOS transistors to provide low power consumption and operates over a wide voltage range of 3-15V.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    112 views4 pages

    74C86 Xor Gates

    Uploaded by

    Karthikeya Kuppa
    This document provides information about the MM54C86 MM74C86 quad 2-input exclusive-OR gate integrated circuit. It includes specifications on operating voltage range, propagation delay, input/output voltages and currents, packaging, and pinout. The gate employs CMOS transistors to provide low power consumption and operates over a wide voltage range of 3-15V.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    of 4

    MM54C86 MM74C86 Quad 2-Input EXCLUSIVE-OR Gate

    February 1988

    MM54C86 MM74C86 Quad 2-Input EXCLUSIVE-OR Gate


    General Description
    Employing complementary MOS (CMOS) transistors to achieve wide power supply operating range low power consumption and high noise margin these gates provide basic functions used in the implementation of digital integrated circuit systems The N- and P-channel enhancement mode transistors provide a symmetrical circuit with output swing essentially equal to the supply voltage No DC power other than that caused by leakage current is consumed during static condition All inputs are protected from damage due to static discharge by diode clamps to VCC and GND

    Features
    Y Y Y Y

    Y Y

    Wide supply voltage range 3 0V to 15V Guaranteed noise margin 1 0V High noise immunity 0 45 VCC (typ ) Low power Fan out of 2 TTL compatibility driving 74L Low power consumption 10 nW package (typ ) The MM54C86 MM74C86 follows the MM54LS86 MM74LS86 Pinout

    Connection Diagram
    Dual-In-Line Package

    TL F 5887 1

    Top View Order Number MM54C86 or MM74C86

    Truth Table
    Inputs A L L H H
    H e High Level

    Output B L H L H
    L e Low Level

    Y L H H L

    C1995 National Semiconductor Corporation

    TL F 5887

    RRD-B30M105 Printed in U S A

    Absolute Maximum Ratings


    If Military Aerospace specified devices are required please contact the National Semiconductor Sales Office Distributors for availability and specifications Voltage at any Pin (Note 1) Operating Temperature Range MM54C86 MM74C86 Storage Temperature Range
    b 0 3V to VCC a 0 3V b 55 C to a 125 C b 40 C to a 85 C b 65 C to a 150 C

    Power Dissipation (PD) Dual-In-Line Package Small Outline Operating Range (VCC) Absolute Maximum (VCC) Lead Temperature (Soldering 10 seconds)

    700 mW 500 mW 3 0V to 15V 18V 260 C

    DC Electrical Characteristics Min


    Symbol CMOS TO CMOS VIN(1) VIN(0) VOUT(1) VOUT(0) IIN(1) IIN(0) ICC Logical 1 Input Voltage Logical 0 Input Voltage Logical 1 Output Voltage Logical 0 Output Voltage Logical 1 Input Current Logical 0 Input Current Supply Current Parameter

    max limits apply across temperature range unless otherwise noted Conditions Min Typ Max Units

    VCC e 5 0V VCC e 10V VCC e 5 0V VCC e 10V VCC e 5 0V IO e b10 mA VCC e 10V IO e b10 mA VCC e 5 0V IO e a 10 mA VCC e 10V IO e a 10 mA VCC e 15V VIN e 15V VCC e 15V VIN e 0V VCC e 15V

    35 80 15 20 45 90 05 10 0 005
    b1 0 b 0 005

    V V V V V V V V mA mA 15 mA

    10

    0 01

    CMOS LPTTL INTERFACE VIN(1) VIN(0) VOUT(1) VOUT(0) Logical 1 Input Voltage Logical 0 Input Voltage Logical 1 Output Voltage Logical 0 Output Voltage 54C VCC e 4 5V 74C VCC e 4 75V 54C VCC e 4 5V 74C VCC e 4 75V 54C VCC e 4 5V IO e b360 mA 74C VCC e 4 75V IO e b360 mA 54C VCC e 4 5V IO e 360 mA 74C VCC e 4 75V IO e 360 mA 24 24 04 04 VCCb1 5 VCCb1 5 08 08 V V V V V V V V

    OUTPUT DRIVE (See 54 74C Family Characteristics Data Sheet) (Short Circuit Current) ISOURCE ISOURCE ISINK ISINK Output Source Current (P-Channel) Output Source Current (P-Channel) Output Sink Current (N-Channel) Output Sink Current (N-Channel) VCC e 5 0V VOUT e 0V TA e 25 C VCC e 10V VOUT e 0V TA e 25 C VCC e 5 0V VOUT e VCC TA e 25 C VCC e 10V VOUT e VCC TA e 25 C
    b 1 75 b3 3

    mA mA mA mA

    b8 0

    b 15

    1 75 80

    36 16

    Note 1 Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed Except for Operating Temperature Range they are not meant to imply that the devices should be operated at these limits The table of Electrical Characteristics provides conditions for actual device operation

    AC Electrical Characteristics
    Symbol tpd CIN CPD Parameter Propagation Time to Logical 1 or 0 Input Capacitance Power Dissipation Capacitance

    (MM54C86 MM74C86) TA e 25 C CL e 50 pF unless otherwise specified Conditions VCC e 5 0V VCC e 10V Note 2 (Note 3) Per Gate Min Typ 110 50 50 20 Max 185 90 Units ns ns pF pF

    AC Parameters are guaranteed by DC correlated testing Note 1 Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed Except for Operating Temperature Range they are not meant to imply that the devices should be operated at these limits The table of Electrical Characteristics provides conditions for actual device operation Note 2 Capacitance is guaranteed by periodic testing Note 3 CPD determines the no load AC power consumption of any CMOS device For complete explanation see 54C 74C Family Characteristics Application Note AN-90

    Typical Performance Characteristics


    Propagation Delay Time vs Load Capacitance MM54C86 MM74C86

    TL F 5887 2

    AC Test Circuit

    TL F 5887 3

    Note Delays Measured with Input tr tf e 20 ns

    Switching Time Waveforms

    TL F 5887 4

    MM54C86 MM74C86 Quad 2-Input EXCLUSIVE-OR Gate

    Physical Dimensions inches (millimeters)

    Ceramic Dual-In-Line Package (J) Order Number MM54C86J or MM74C86J NS Package Number J14A

    Molded Dual-In-Line Package (N) Order Number MM54C86N or MM74C86N NS Package Number N14A LIFE SUPPORT POLICY NATIONALS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION As used herein 1 Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user
    National Semiconductor Corporation 1111 West Bardin Road Arlington TX 76017 Tel 1(800) 272-9959 Fax 1(800) 737-7018

    2 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness

    National Semiconductor Europe Fax (a49) 0-180-530 85 86 Email cnjwge tevm2 nsc com Deutsch Tel (a49) 0-180-530 85 85 English Tel (a49) 0-180-532 78 32 Fran ais Tel (a49) 0-180-532 93 58 Italiano Tel (a49) 0-180-534 16 80

    National Semiconductor Hong Kong Ltd 13th Floor Straight Block Ocean Centre 5 Canton Rd Tsimshatsui Kowloon Hong Kong Tel (852) 2737-1600 Fax (852) 2736-9960

    National Semiconductor Japan Ltd Tel 81-043-299-2309 Fax 81-043-299-2408

    National does not assume any responsibility for use of any circuitry described no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

    You might also like