13 - FET and Power Amp
13 - FET and Power Amp
13 - FET and Power Amp
Input impedance:
Z i = R 1 || R 2
Output impedance:
Z o = rd || R D
VCE
IB
The output conducts between 180° and 360° of the AC input signal.
10/25/2010 ECTE212 - Dr Le Chung Tran 13
Class C
The output of the class C
conducts for less than 180°
of the AC cycle. The Q-point
is below cutoff.
DC equations revisited
VCC − 0.7
IB=
RB
I C = βI B
maximumVce(p− p) = VCC
VCC
maximum I c(p− p) =
RC
VCC
I CQ =
2R C
RC RC
Po(ac)
Efficiency η= ×100 (%)
Pi(dc)
Po(ac) VCC2
/8R C
Max Efficiency η= × 100 = × 100 = 25%
Pi(dc) VCC (VCC /2R C )
I 2 N1
=
Current ratio I1 N 2
Impedance ratio
2
R ′L V1 / I1 V1 I 2 ⎛ N1 ⎞
= = = ⎜⎜ ⎟⎟
R L V2 / I 2 V2 I1 ⎝ N 2 ⎠
DC Load Line
Due to the extremely low DC load
resistance, DC load line is parallel
with IC-axis.
Q-point
Intersection between the DC load
line and the IB-curve determined by
the circuit
AC Load Line
Drawn by the -1/R’L slope through Q point. Intersections with 2 axes:
Icmax =Vcc/R′L and V2= 2VCC if Q is in the middle of AC load line. This
almost doubles the maximum output swing, thus doubling the efficiency
(theoretically 50%).
The AC power:
Vce(p-p) I c(p-p)
Po(ac) = Vce(rms) I c(rms) =
2 2 2 2
Pi(dc) = VCC I CQ
Maximum efficiency:
2
⎛ Vcemax − Vcemin ⎞ Note: The larger Vcemax and smaller
%η = 50⎜⎜ ⎟⎟ Vcemin, the closer the efficiency
⎝ Vcemax + Vcemin ⎠ approaches the theoretical
maximum of 50%.
• Positive half-
cycle: Q1 is on,
Q2 is off.
• Negative half-
cycle: Q2 is on,
Q1 is off.
(
I = IS e VDiode nVT
)
− 1 ≅ ISe VDiode nVT