Scribd Logo
Upload

Welcome to Scribd!

  • 16 views

    Verilog Vs VHDL

    Uploaded by

    Amy Oliver
    Verilog and VHDL are hardware description languages used to program electronic chips. VHDL is older and based on Ada and Pascal, making it strongly typed and case insensitive. Verilog is newer and based on C, making it weakly typed and case sensitive. VHDL supports more complex data types and packages, aiding in high-level modeling of complex systems. Verilog lacks features like packages and library management, making large projects more difficult to organize.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd

    Verilog Vs VHDL

    Uploaded by

    Amy Oliver
    16 views1 page
    Verilog and VHDL are hardware description languages used to program electronic chips. VHDL is older and based on Ada and Pascal, making it strongly typed and case insensitive. Verilog is newer and based on C, making it weakly typed and case sensitive. VHDL supports more complex data types and packages, aiding in high-level modeling of complex systems. Verilog lacks features like packages and library management, making large projects more difficult to organize.

    Original Title

    Verilog vs Vhdl

    Copyright

    © © All Rights Reserved

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Verilog and VHDL are hardware description languages used to program electronic chips. VHDL is older and based on Ada and Pascal, making it strongly typed and case insensitive. Verilog is newer and based on C, making it weakly typed and case sensitive. VHDL supports more complex data types and packages, aiding in high-level modeling of complex systems. Verilog lacks features like packages and library management, making large projects more difficult to organize.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Download as docx, pdf, or txt
    16 views1 page

    Verilog Vs VHDL

    Uploaded by

    Amy Oliver
    Verilog and VHDL are hardware description languages used to program electronic chips. VHDL is older and based on Ada and Pascal, making it strongly typed and case insensitive. Verilog is newer and based on C, making it weakly typed and case sensitive. VHDL supports more complex data types and packages, aiding in high-level modeling of complex systems. Verilog lacks features like packages and library management, making large projects more difficult to organize.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Download as docx, pdf, or txt
    of 1

    Difference Between Verilog and VHDL

    Verilog vs. VHDL


    Verilog and VHDL are Hardware Description languages that are used to write programs for
    electronic chips. These languages are used in electronic devices that do not share a computers
    basic architecture. VHDL is the older of the two, and is based on Ada and Pascal, thus inheriting
    characteristics from both languages. Verilog is relatively recent, and follows the coding methods
    of the C programming language.
    VHDL is a strongly typed language, and scripts that are not strongly typed, are unable to
    compile. A strongly typed language like VHDL does not allow the intermixing, or operation of
    variables, with different classes. Verilog uses weak typing, which is the opposite of a strongly
    typed language. Another difference is the case sensitivity. Verilog is case sensitive, and would
    not recognize a variable if the case used is not consistent with what it was previously. On the
    other hand, VHDL is not case sensitive, and users can freely change the case, as long as the
    characters in the name, and the order, stay the same.
    In general, Verilog is easier to learn than VHDL. This is due, in part, to the popularity of the C
    programming language, making most programmers familiar with the conventions that are used in
    Verilog. VHDL is a little bit more difficult to learn and program.
    VHDL has the advantage of having a lot more constructs that aid in high-level modeling, and it
    reflects the actual operation of the device being programmed. Complex data types and packages
    are very desirable when programming big and complex systems, that might have a lot of
    functional parts. Verilog has no concept of packages, and all programming must be done with the
    simple data types that are provided by the programmer.
    Lastly, Verilog lacks the library management of software programming languages. This means
    that Verilog will not allow programmers to put needed modules in separate files that are called
    during compilation. Large projects on Verilog might end up in a large, and difficult to trace, file.

    You might also like