Asic CH1

Chapter 1
Introduction to ASICs
Application-Specific Integrated Circuits
by:
Michael John Sebastian Smith
ASICs
ASIC - Application Specific Integrated Circuit

In Integrated Circuit (IC) designed to perform a specific function for a specific application As opposed to a standard, general purpose off-the-shelf part such as a commercial microprocessor or a 7400 series IC
Gate equivalent - a unit of size measurement corresponding to a 4 transistor gate equivalent (e.g. a 2 input NOR gate) Levels of integration:
SSI - Small scale integration MSI - Medium scale integration LSI - Large scale integration VLSI - Very large scale integration USLI - Ultra large scale integration
Implementation technology
TTL ECL MOS - NMOS, CMOS
An Integrated Circuit
Figure 1.1 A packaged Integrated Circuit (IC)
Types of ASICs

Full-Custom ASICs Semi-custom ASICs Standard-CellBased ASICs (CBIC) Gate-ArrayBased ASICs (MPGA) Channeled Gate Array Channelless Gate Array Structured Gate Array Programmable ASICs Complex Programmable Logic Devices (CPLD) Field-Programmable Gate Arrays (FPGA)
Full-Custom ASICs
All mask layers are customized in a full-custom ASIC

Generally, the designer lays out all cells by hand Some automatic placement and routing may be done Critical (timing) paths are usually laid out completely by hand
Full-custom design offers the highest performance and lowest part cost (smallest die size) for a given design The disadvantages of full-custom design include increased design time, complexity, design expense, and highest risk Microprocessors (strategic silicon) were exclusively fullcustom, but designers are increasingly turning to semicustom ASIC techniques in this area as well Other examples of full-custom ICs or ASICs are requirements for high-voltage (automobile), analog/digital (communications), sensors and actuators, and memory (DRAM)
Semi-custom ASICs CBIC

A cell-based ASIC ( CBIC sea-bick) Standard cells Possibly megacells , megafunctions , full-custom blocks , system-level macros( SLMs ), fixed blocks , cores , or Functional Standard Blocks ( FSBs ) All mask layers are customized - transistors and interconnect
Automated buffer sizing, placement and routing

Figure 1.2 A cell-based ASIC (CBIC)
Custom blocks can be embedded Manufacturing lead time is about eight weeks.
Standard Cell Layout
Figure 1.3 Layout of a standard cell
Standard Cell ASIC Routing

A wall of standard cells forms a flexible block Metal2 may be used in a feedthrough cell to cross over cell rows that use metal1 for wiring Other wiring cells: spacer cells , row-end cells , and power cells
Figure 1.4 Routing the CBIC
Semi-custom ASICs MPGA
In a gate-array-based ASIC, the transistors are predefined on the silicon wafer The predefined pattern of transistors is called the base array The smallest element that is replicated to make the base array is called the base or primitive cell The top level interconnect between the transistors is defined by the designer in custom masks - Masked Programmable Gate Array (MPGA) Design is performed by connecting predesigned and characterized logic cells from a library (macros) After validation, automatic placement and routing are typically used to convert the macro-based design into a layout on the ASIC using primitive cells Types of MPGAs:

Channeled Gate Array Channelless Gate Array
Types of MPGA
Channeled Gate Array Only the interconnect is customized The interconnect uses predefined spaces between rows of base cells Manufacturing lead time is between two days and two weeks
Figure 1.5 Channel gate-array die
Channelless Gate Array There are no predefined areas set aside for routing - routing is over the top of the gate-array devices Achievable logic density is higher than for channeled gate arrays Manufacturing lead time is between two days and two weeks
Figure 1.6 Sea-Of-Gates (SOG) array die
MPGA types
Structured Gate Array Only the interconnect is customized Custom blocks (the same for each design) can be embedded
These can be complete blocks such as a processor or memory array, or An array of different base cells better suited to implementing a specific function
Figure 1.7 Gate array die with embedded block
Manufacturing lead time is between two days and two weeks.
Programmable ASICs
Complex Programmable Logic Devices No customized mask layers or logic cells Fast design turnaround A single large block of programmable interconnect

Erasable PLD (EPLD) Mask-programmed PLD
A matrix of logic macrocells that usually consist of programmable array logic followed by a flip-flop or latch
Figure 1.8 Programmable Logic Device (PLD) die
Field Programmable Gate Array None of the mask layers are customized A method for programming the basic logic cells and the interconnect The core is a regular array of programmable basic logic cells that can implement combinational as well as sequential logic (flipflops) A matrix of programmable interconnect surrounds the basic logic cells Programmable I/O cells surround the core Design turnaround is a few hours Figure 1.9 Field-Programmable Gate Array (FPGA) die
ASIC Design Flow / Cycle

1. Design entry - Using a hardware description language ( HDL ) or schematic entry 2. Logic synthesis - Produces a netlist - logic cells and their connections 3. System partitioning - Divide a large system into ASIC-sized pieces 4. Prelayout simulation - Check to see if the design functions correctly 5. Floorplanning - Arrange the blocks of the netlist on the chip 6. Placement - Decide the locations of cells in a block 7. Routing - Make the connections between cells and blocks 8. Extraction - Determine the resistance and capacitance of the interconnect 9. Postlayout simulation - Check to see the design still works with the added loads of the interconnect
Figure 1.10 ASIC design flow
Economics of ASICs
On a parts only basis, an FPGA is more expensive per-gate than an MGA, which is in turn more expensive than a CBIC The key is that the fixed cost of the CBIC is higher than the MPGA which is higher than the FPGA
Design cost Fabrication cost
Total product (or part) cost is a function of fixed cost, variable cost, and the number of products (parts) sold:
total part cost = fixed part cost + variable cost per part X volume of parts
Example, assume:
FPGA fixed cost is $21,800, part cost is $39 MGA fixed cost is $86,000, part cost is $10 CIBC fixed cost is $146,000, part cost is $18
ASIC Cell Libraries
A library of cells is used by the designer to design the logic function for an ASIC Options for cell library:
(1) Use a design kit from the ASIC vendor
Usually requires the use of ASIC vendor approved tools Cells are phantoms - empty boxes that get filled in by the vendor when you deliver, or hand off the netlist Vendor may provide more of a guarantee that design will work
Library vendor is different from fabricator (foundry) Library may be approved by the foundry (qualified cell library) Allows the designer to own the masks (tooling) for the part when finished Difficult and costly
(2) Buy an ASIC-vendor library from a library vendor

(3) You can build your own cell library
ASIC Library Development
A complete ASIC library (suitable for commercial use) must include the following for each cell and macro:

A physical layout A behavioral model A VHDL or Verilog model A detailed timing model A test strategy A circuit schematic A cell icon (symbol) A wire-load model A routing model

Asic CH1

Uploaded by

Copyright:

Available Formats

Asic CH1

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Asic CH1

Uploaded by

Copyright:

Available Formats

Chapter 1

Michael John Sebastian Smith

ASIC - Application Specific Integrated Circuit

TTL ECL MOS - NMOS, CMOS

Figure 1.1 A packaged Integrated Circuit (IC)

All mask layers are customized in a full-custom ASIC

Semi-custom ASICs CBIC

Automated buffer sizing, placement and routing

Standard Cell Layout

Figure 1.3 Layout of a standard cell

Standard Cell ASIC Routing

Figure 1.4 Routing the CBIC

Semi-custom ASICs MPGA

Channeled Gate Array Channelless Gate Array

Figure 1.7 Gate array die with embedded block

Manufacturing lead time is between two days and two weeks.

Erasable PLD (EPLD) Mask-programmed PLD

Figure 1.8 Programmable Logic Device (PLD) die

ASIC Design Flow / Cycle

Figure 1.10 ASIC design flow

Design cost Fabrication cost

ASIC Cell Libraries

(1) Use a design kit from the ASIC vendor

(2) Buy an ASIC-vendor library from a library vendor

(3) You can build your own cell library

ASIC Library Development

You might also like