24C320-EP MicrochipTechnology
24C320-EP MicrochipTechnology
24C320-EP MicrochipTechnology
25C320
SO 2 7 HOLD
- Max Write Current: 5 mA
- Read Current: 1.0 mA at 5.5V, 3MHz WP 3 6 SCK
- Standby Current: 1 µA typical
• 4096 x 8 Organization VSS 4 5 SI
• 32 Byte Page
• Sequential Read
• Self-timed ERASE and WRITE Cycles TSSOP
• Block Write Protection CS 1 14 VCC
- Protect none, 1/4, 1/2, or all of Array SO 2 13 HOLD
25C320
NC 3 12 NC
• Built-in Write Protection NC 4 11 NC
- Power On/Off Data Protection Circuitry NC 5 10 NC
WP 6 9 SCK
- Write Enable Latch VSS 7 8 SI
- Write Protect Pin
• High Reliability
- Endurance: 1M cycles (guaranteed) BLOCK DIAGRAM
- Data Retention: >200 years Status
- ESD protection: >4000V HV Generator
Register
• 8-pin PDIP/SOIC, 14-pin TSSOP
• Temperature ranges supported
- Commercial (C): 0°C to +70°C
- Industrial (I): -40°C to +85°C
EEPROM
- Automotive (E): -40°C to +125°C
I/O Control Memory X
Control Array
DESCRIPTION Logic
Logic Dec
The Microchip Technology Inc. 25C320 is a 32K-bit
serial Electrically Erasable PROM (EEPROM). The Page Latches
memory is accessed via a simple Serial Peripheral
Interface (SPI) compatible serial bus. The bus signals WP
required are a clock input (SCK) plus separate data in SI
(SI) and data out (SO) lines. Access to the device is SO Y Decoder
controlled through a chip select (CS) input, allowing any CS
number of devices to share the same bus. SCK
Sense Amp.
There are two other inputs that provide the end user HOLD
R/W Control
with additional flexibility. Communication to the device
Vcc
can be paused via the hold pin (HOLD). While the Vss
device is paused, transitions on its inputs will be
ignored, with the exception of chip select, allowing the
host to service higher priority interrupts. Also write
operations to the Status Register can be disabled via
the write protect pin (WP).
Applicable over recommended operating ranges shown below unless otherwise noted:
VCC = 4.5V to 5.5V
Commercial (C): Tamb = 0°C to +70˚C
Industrial (I): Tamb =-40˚C to +85˚C
Automotive (E): Tamb = -40°C to +125°C
CS
tCSS tR tCLD
tF tCSH
SCK
tSU tHD
SI msb in lsb in
high impedance
SO
CS
tCSH
tHI tLO
SCK
tV tDIS
tHO
don’t care
SI
SCK
tHZ tHV
high impedance
SO n+2 n+1 n n n-1
tSU
don’t care
SI n+2 n+1 n n n-1
HOLD
CS Returns High
Write No No
to Status Write To other
Reg? to array? Commands
Yes Yes
No No
WEL = 1? WEL = 1?
Yes Yes
No Write to the
WP is low? Unprotected Block
Yes
No Do not write to
WPEN = 1? Array
Yes
Write to
Status Register
Do not write to
Status Register
From other
Commands
Continue
0 1 2 3 4 5 6 7 8 9 10 11 21 22 23 24 25 26 27 28 29 30 31
SCK
data out
high impedance
SO 7 6 5 4 3 2 1 0
0 1 2 3 4 5 6 7
SCK
SI 0 0 0 0 0 1 1 0
high impedance
SO
CS
Twc
0 1 2 3 4 5 6 7 8 9 10 11 21 22 23 24 25 26 27 28 29 30 31
SCK
instruction 16 bit address data byte
SI 0 0 0 0 0 0 1 0 15 14 13 12 2 1 0 7 6 5 4 3 2 1 0
high impedance
SO
0 1 2 3 4 5 6 7 8 9 10 11 21 22 23 24 25 26 27 28 29 30 31
SCK
instruction 16-bit address data byte 1
SI 0 0 0 0 0 0 1 0 15 14 13 12 2 1 0 7 6 5 4 3 2 1 0
CS
32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
SCK
data byte 2 data byte 3 data byte n (32 max)
SI 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
SCK
instruction
SI 0 0 0 0 0 1 0 1
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
SCK
instruction data to status register
SI 0 0 0 0 0 0 0 1 7 6 5 4 3 2 1 0
high impedance
SO
4.1 Chip Select (CS) This pin is used in conjunction with the WPEN bit in the
status register to prohibit writes to the non-volatile bits
A low level on this pin selects the device. A high level in the status register. When WP is low and WPEN is
deselects the device and forces it into standby mode. high, writing to the non-volatile bits in the status register
However, a programming cycle which is already in is disabled. All other operations function normally.
progress will be completed, regardless of the CS input When WP is high, all functions, including writes to the
signal. If CS is brought high during a program cycle, the non-volatile bits in the status register operate normally.
device will go into standby mode as soon as the pro- If the WPEN bit is set WP going low during a status reg-
gramming cycle is complete. As soon as the device is ister write sequence will disable writing to the status
deselected, SO goes to the high impedance state, register. If an internal write cycle has already begun,
allowing multiple parts to share the same SPI bus. A WP going low will have no effect on the write.
low to high transition on CS after a valid write sequence The WP pin function is blocked when the WPEN bit in
is what initiates an internal write cycle. After power-up, the status register is low. This allows the user to install
a low level on CS is required prior to any sequence the 25C320 in a system with the WP pin grounded and
being initiated. still be able to write to the status register. The WP pin
functions will be enabled when the WPEN bit is
4.2 Serial Input (SI)
set high.
The SI pin is used to transfer data into the device. It
receives instructions, addresses, and data to be written 4.6 Hold (HOLD)
to the memory. Input is latched on the rising edge of the The HOLD pin is used to suspend transmission to the
serial clock. 25C320 while in the middle of a serial sequence without
It is possible for the SI pin and the SO pin to be tied having to re-transmit the entire sequence over at a later
together. With SI and SO tied together, two way time. It should be held high any time this function is not
communication of data can occur using only one being used. Once the device is selected and a serial
microcontroller I/O line. sequence is underway, the HOLD pin may be pulled low
to pause further serial communication without resetting
4.3 Serial Output (SO) the serial sequence. The HOLD pin must be brought
low while SCK is low, otherwise the HOLD function will
The SO pin is used to transfer data out of the 25C320.
not be evoked until the next SCK high to low transition.
During a read cycle, data is shifted out on this pin after
The 25C320 must remain selected during this
the falling edge of the serial clock.
sequence. The SI, SCK, and SO pins are in a high
It is possible for the SI pin and the SO pin to be tied impedance state during the time the part is paused and
together. With SI and SO tied together, two-way transitions on these pins will be ignored. To resume
communication of data can occur using only one serial communication, HOLD must be brought high
microcontroller I/O line. while the SCK pin is low, otherwise serial communica-
tion will not resume.
4.4 Serial Clock (SCK)
The SCK is used to synchronize the communication
between a master and the 25C320. Instructions,
addresses, or data present on the SI pin are latched on
the rising edge of the clock input, while data on the SO
pin is updated after the falling edge of the clock input.
25C320 - /P
Package: P = PDIP (300 mil Body), 8-lead
SN = SOIC (150 mil Body), 8-lead
ST = TSSOP (4.4 mm Body), 14-lead