0 ratings0% found this document useful (0 votes)
260 viewsOptcts Setup
Optcts Setup
Uploaded by
srajeceThe document discusses the results of an optimization run on a chip design. It provides initial timing summaries showing worst negative slack (WNS) of -1.669ns and total negative slack (TNS) of -2939.1ns with 3209 violating paths out of 5120 total paths. It then performs driver optimization, placement refinement, and re-routing, improving WNS to -1.75ns and TNS to -2948.44ns. A final timing summary is given with these results.
Copyright:
© All Rights Reserved
Available Formats
Download as TXT, PDF, TXT or read online from Scribd
Optcts Setup
Optcts Setup
Uploaded by
srajece0 ratings0% found this document useful (0 votes)
260 views29 pagesThe document discusses the results of an optimization run on a chip design. It provides initial timing summaries showing worst negative slack (WNS) of -1.669ns and total negative slack (TNS) of -2939.1ns with 3209 violating paths out of 5120 total paths. It then performs driver optimization, placement refinement, and re-routing, improving WNS to -1.75ns and TNS to -2948.44ns. A final timing summary is given with these results.
Original Description:
setup report after cts
Original Title
optcts_setup
Copyright
© © All Rights Reserved
Available Formats
TXT, PDF, TXT or read online from Scribd
Share this document
Did you find this document useful?
Is this content inappropriate?
The document discusses the results of an optimization run on a chip design. It provides initial timing summaries showing worst negative slack (WNS) of -1.669ns and total negative slack (TNS) of -2939.1ns with 3209 violating paths out of 5120 total paths. It then performs driver optimization, placement refinement, and re-routing, improving WNS to -1.75ns and TNS to -2948.44ns. A final timing summary is given with these results.
Copyright:
© All Rights Reserved
Available Formats
Download as TXT, PDF, TXT or read online from Scribd
Download as txt, pdf, or txt
0 ratings0% found this document useful (0 votes)
260 views29 pagesOptcts Setup
Optcts Setup
Uploaded by
srajeceThe document discusses the results of an optimization run on a chip design. It provides initial timing summaries showing worst negative slack (WNS) of -1.669ns and total negative slack (TNS) of -2939.1ns with 3209 violating paths out of 5120 total paths. It then performs driver optimization, placement refinement, and re-routing, improving WNS to -1.75ns and TNS to -2948.44ns. A final timing summary is given with these results.
Copyright:
© All Rights Reserved
Available Formats
Download as TXT, PDF, TXT or read online from Scribd
Download as txt, pdf, or txt
You are on page 1of 29
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints
true' for the duration of this command.
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV] Power Domain 'PD1' (tag=1)
[GPS-MSV] Power Domain 'TOP' (tag=2) Default
[GPS-MSV] Related mode (msv/opt) setting
[GPS-MSV] -msvRouteConstraintForOpt : false
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564): The following cells are set dont_use temporarily by the
tool because there are no rows defined for their technology site, or they are not
placeable in any power domain. To avoid this message, review the floorplan, msv
setting, the library setting or set manualy those cells as dont_use.
Cell ANTENNA, site gsclib090site.
Cell FILL1, site gsclib090site.
Cell FILL16, site gsclib090site.
Cell FILL2, site gsclib090site.
Cell FILL32, site gsclib090site.
Cell FILL4, site gsclib090site.
Cell FILL64, site gsclib090site.
Cell FILL8, site gsclib090site.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1347.9M, totSessionCpu=1:46:07
**
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1649.6M)
------------------------------------------------------------
Initial Summary
------------------------------------------------------------
Setup views included:
Worst
+--------------------+---------+---------+---------+
| Setup mode | all | reg2reg | default |
+--------------------+---------+---------+---------+
| WNS (ns):| -1.669 | -1.669 | -1.491 |
| TNS (ns):| -2939.1 | -1499.4 | -1639.6 |
| Violating Paths:| 3209 | 1119 | 3100 |
| All Paths:| 5120 | 2046 | 4097 |
+--------------------+---------+---------+---------+
+----------------+-------------------------------+------------------+
| | Real | Total |
| DRVs +------------------+------------+------------------|
| | Nr nets(terms) | Worst Vio | Nr nets(terms) |
+----------------+------------------+------------+------------------+
| max_cap | 0 (0) | 0.000 | 0 (0) |
| max_tran | 13 (40) | -0.302 | 13 (42) |
| max_fanout | 0 (0) | 0 | 0 (0) |
| max_length | 0 (0) | 0 | 0 (0) |
+----------------+------------------+------------+------------------+
Density: 68.251%
Routing Overflow: 0.00% H and 0.13% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1340.1M, totSessionCpu=1:46:08
**
** INFO : this run is activating low effort ccoptDesign flow
#optDebug: fT-E <X 1 0 0 0>
*** Starting optimizing excluded clock nets MEM= 1639.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0 MEM= 1639.6M) ***
*** Starting optimizing excluded clock nets MEM= 1639.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0 MEM= 1639.6M) ***
Info: Done creating the CCOpt slew target map.
**INFO: No always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 1 undriven net excluded from IPO operation.
Info: 20 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 20 clock nets excluded from IPO operation.
+----------------------------------------------------------------------------------
---------------------------------------------------------------------+
| max-tran | max-cap | max-fanout | max-length |
setup | | | | | | |
+----------------------------------------------------------------------------------
---------------------------------------------------------------------+
| nets | terms| wViol | nets | terms| wViol | nets | terms| nets | terms| WNS
| TNS | #Buf | #Inv | #Resize|Density| Real | Mem |
+----------------------------------------------------------------------------------
---------------------------------------------------------------------+
| 100| 314| -0.34| 0| 0| 0.00| 0| 0| 0| 0|
-1.67| -2939.07| 0| 0| 0| 68.25| | |
| 3| 8| -0.01| 0| 0| 0.00| 0| 0| 0| 0|
-1.68| -2930.56| 39| 0| 68| 68.39| 0:00:02.0| 1864.5M|
| 0| 0| 0.00| 0| 0| 0.00| 0| 0| 0| 0|
-1.75| -2948.44| 1| 0| 2| 68.40| 0:00:00.0| 1864.5M|
| 0| 0| 0.00| 0| 0| 0.00| 0| 0| 0| 0|
-1.75| -2948.44| 0| 0| 0| 68.40| 0:00:00.0| 1864.5M|
+----------------------------------------------------------------------------------
---------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 20 constrained nets
**** End NDR-Layer Usage Statistics ****
*** Finish DRV Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=1864.5M) ***
*** Starting refinePlace (1:46:14 mem=1880.5M) ***
Total net bbox length = 5.534e+05 (3.777e+05 1.757e+05) (ext = 2.486e+05)
Density distribution unevenness ratio = 16.177%
Density distribution unevenness ratio = 16.177%
Move report: Detail placement moves 586 insts, mean move: 1.59 um, max move: 9.86
um
Max move on inst (FE_PHC16034_FE_OFN14905_SE): (362.21, 359.02) --> (369.46,
361.63)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1880.5MB
Summary Report:
Instances move: 586 (out of 15358 movable)
Instances flipped: 0
Mean displacement: 1.59 um
Max displacement: 9.86 um (Instance: FE_PHC16034_FE_OFN14905_SE) (362.21, 359.02)
-> (369.46, 361.63)
Length: 8 sites, height: 1 rows, site name: gsclib090site, cell type:
CLKBUFX3
Total net bbox length = 5.538e+05 (3.780e+05 1.758e+05) (ext = 2.486e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1880.5MB
*** Finished refinePlace (1:46:15 mem=1880.5M) ***
*** maximum move = 9.86 um ***
*** Finished re-routing un-routed nets (1880.5M) ***
*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1880.5M) ***
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
------------------------------------------------------------
Summary (cpu=0.10min real=0.10min mem=1714.1M)
------------------------------------------------------------
Setup views included:
Worst
+--------------------+---------+---------+---------+
| Setup mode | all | reg2reg | default |
+--------------------+---------+---------+---------+
| WNS (ns):| -1.750 | -1.750 | -1.491 |
| TNS (ns):| -2948.4 | -1521.9 | -1625.6 |
| Violating Paths:| 3206 | 1118 | 3098 |
| All Paths:| 5120 | 2046 | 4097 |
+--------------------+---------+---------+---------+
+----------------+-------------------------------+------------------+
| | Real | Total |
| DRVs +------------------+------------+------------------|
| | Nr nets(terms) | Worst Vio | Nr nets(terms) |
+----------------+------------------+------------+------------------+
| max_cap | 0 (0) | 0.000 | 0 (0) |
| max_tran | 0 (0) | 0.000 | 0 (0) |
| max_fanout | 0 (0) | 0 | 0 (0) |
| max_length | 0 (0) | 0 | 0 (0) |
+----------------+------------------+------------+------------------+
Density: 68.480%
Routing Overflow: 0.00% H and 0.13% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1437.9M, totSessionCpu=1:46:16
**
*** Timing NOT met, worst failing slack is -1.750
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 1 undriven net excluded from IPO operation.
Info: 20 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 20 clock nets excluded from IPO operation.
*info: 20 clock nets excluded
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 9 no-driver nets excluded.
*info: 20 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.750 TNS Slack -2948.443 Density 68.48
Active Path Group: reg2reg
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.750| -1.750|-1521.942|-2948.443| 68.48%| 0:00:00.0| 1863.6M|
Worst| reg2reg| pdtop_count_reg[1005]/D |
| -1.709| -1.709|-1512.217|-2938.719| 68.48%| 0:00:01.0| 1866.4M|
Worst| reg2reg| pdtop_count_reg[1005]/D |
| -1.669| -1.669|-1509.214|-2935.716| 68.48%| 0:00:00.0| 1869.4M|
Worst| reg2reg| pdtop_count_reg[1005]/D |
| -1.637| -1.637|-1498.470|-2924.952| 68.52%| 0:00:01.0| 1871.2M|
Worst| reg2reg| pdtop_count_reg[919]/D |
| -1.620| -1.620|-1493.052|-2919.535| 68.52%| 0:00:04.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[1015]/D |
| -1.620| -1.620|-1490.951|-2917.419| 68.57%| 0:00:02.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[1015]/D |
| -1.620| -1.620|-1490.781|-2917.249| 68.56%| 0:00:01.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[1015]/D |
| -1.620| -1.620|-1490.318|-2916.772| 68.61%| 0:00:06.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[1011]/D |
| -1.620| -1.620|-1490.089|-2916.544| 68.61%| 0:00:01.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[1011]/D |
| -1.620| -1.620|-1489.973|-2916.427| 68.62%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[1011]/D |
| -1.620| -1.620|-1489.250|-2915.726| 68.69%| 0:00:04.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[858]/D |
| -1.620| -1.620|-1489.075|-2915.583| 68.69%| 0:00:01.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[858]/D |
| -1.620| -1.620|-1488.824|-2915.294| 68.73%| 0:00:04.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[791]/D |
| -1.620| -1.620|-1488.603|-2915.083| 68.74%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[791]/D |
| -1.620| -1.620|-1488.581|-2915.062| 68.74%| 0:00:01.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[791]/D |
| -1.620| -1.620|-1486.722|-2913.232| 68.78%| 0:00:02.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[974]/D |
| -1.620| -1.620|-1486.612|-2913.121| 68.78%| 0:00:01.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[974]/D |
| -1.620| -1.620|-1486.592|-2913.102| 68.78%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[974]/D |
| -1.620| -1.620|-1486.341|-2912.851| 68.78%| 0:00:02.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[376]/D |
| -1.620| -1.620|-1485.880|-2912.391| 68.80%| 0:00:01.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[234]/D |
| -1.620| -1.620|-1485.491|-2912.019| 68.82%| 0:00:01.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[300]/D |
| -1.620| -1.620|-1485.278|-2911.829| 68.84%| 0:00:01.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[158]/D |
| -1.620| -1.620|-1485.164|-2911.717| 68.85%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[144]/D |
| -1.620| -1.620|-1485.138|-2911.691| 68.85%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[144]/D |
| -1.620| -1.620|-1485.078|-2911.631| 68.86%| 0:00:01.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[98]/D |
| -1.620| -1.620|-1485.054|-2911.607| 68.86%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[273]/D |
| -1.620| -1.620|-1484.802|-2911.354| 68.86%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[176]/D |
| -1.620| -1.620|-1484.540|-2911.108| 68.86%| 0:00:01.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[138]/D |
| -1.620| -1.620|-1484.484|-2911.051| 68.87%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[30]/D |
| -1.620| -1.620|-1484.471|-2911.038| 68.87%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[77]/D |
| -1.620| -1.620|-1484.459|-2911.027| 68.88%| 0:00:01.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[80]/D |
| -1.620| -1.620|-1484.430|-2910.997| 68.88%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[54]/D |
| -1.620| -1.620|-1484.403|-2910.970| 68.88%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[13]/D |
| -1.620| -1.620|-1484.360|-2910.927| 68.87%| 0:00:01.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[3]/D |
| -1.620| -1.620|-1484.325|-2910.983| 68.88%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[1]/D |
| -1.620| -1.620|-1484.281|-2911.043| 68.88%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[1]/D |
| -1.620| -1.620|-1484.176|-2910.776| 68.88%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[51]/SI |
| -1.620| -1.620|-1484.036|-2910.745| 68.89%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[51]/SI |
| -1.620| -1.620|-1483.899|-2911.206| 68.91%| 0:00:01.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[74]/SI |
| -1.620| -1.620|-1483.861|-2911.131| 68.92%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[133]/SI |
| -1.620| -1.620|-1483.837|-2911.082| 68.92%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[133]/SI |
| -1.620| -1.620|-1483.650|-2911.288| 68.93%| 0:00:01.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[788]/SI |
| -1.620| -1.620|-1483.563|-2911.462| 68.94%| 0:00:01.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[401]/SI |
| -1.620| -1.620|-1483.556|-2911.446| 68.94%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[401]/SI |
| -1.620| -1.620|-1483.543|-2911.706| 68.95%| 0:00:01.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[493]/SI |
| -1.620| -1.620|-1483.527|-2911.650| 68.95%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[493]/SI |
| -1.620| -1.620|-1483.516|-2911.726| 68.95%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[444]/SI |
| -1.620| -1.620|-1483.516|-2911.726| 68.95%| 0:00:00.0| 1874.3M|
Worst| reg2reg| pdtop_count_reg[1015]/D |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
*** Finish Core Optimize Step (cpu=0:00:41.6 real=0:00:42.0 mem=1874.3M) ***
*** Finished Optimize Step Cumulative (cpu=0:00:41.6 real=0:00:42.0 mem=1874.3M)
***
** GigaOpt Optimizer WNS Slack -1.620 TNS Slack -2911.726 Density 68.95
*** Starting refinePlace (1:47:01 mem=1874.3M) ***
Total net bbox length = 5.544e+05 (3.785e+05 1.758e+05) (ext = 2.486e+05)
Density distribution unevenness ratio = 16.205%
Density distribution unevenness ratio = 16.205%
Move report: Detail placement moves 2080 insts, mean move: 1.56 um, max move: 13.05
um
Max move on inst (FE_OFC3423_count_334): (604.65, 458.20) --> (615.09,
460.81)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1874.3MB
Summary Report:
Instances move: 2080 (out of 15383 movable)
Instances flipped: 0
Mean displacement: 1.56 um
Max displacement: 13.05 um (Instance: FE_OFC3423_count_334) (604.65, 458.2) ->
(615.09, 460.81)
Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: BUFX2
Total net bbox length = 5.556e+05 (3.794e+05 1.763e+05) (ext = 2.486e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1874.3MB
*** Finished refinePlace (1:47:02 mem=1874.3M) ***
*** maximum move = 13.05 um ***
*** Finished re-routing un-routed nets (1874.3M) ***
*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1874.3M) ***
** GigaOpt Optimizer WNS Slack -1.620 TNS Slack -2911.726 Density 68.95
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 20 constrained nets
**** End NDR-Layer Usage Statistics ****
*** Finish post-CTS Setup Fixing (cpu=0:00:43.0 real=0:00:43.0 mem=1874.3M) ***
End: GigaOpt Optimization in TNS mode
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 1 undriven net excluded from IPO operation.
Info: 20 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 20 clock nets excluded from IPO operation.
*info: 20 clock nets excluded
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 9 no-driver nets excluded.
*info: 20 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.620 TNS Slack -2911.726 Density 68.95
Active Path Group: reg2reg
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.620| -1.620|-1483.516|-2911.726| 68.95%| 0:00:00.0| 1865.7M|
Worst| reg2reg| pdtop_count_reg[1015]/D |
| -1.582| -1.582|-1479.758|-2908.021| 68.98%| 0:00:02.0| 1870.5M|
Worst| reg2reg| pdtop_count_reg[686]/D |
| -1.575| -1.575|-1473.787|-2902.079| 69.03%| 0:00:03.0| 1889.6M|
Worst| reg2reg| pdtop_count_reg[356]/D |
| -1.571| -1.571|-1468.797|-2897.242| 69.07%| 0:00:01.0| 1889.6M|
Worst| reg2reg| pdtop_count_reg[573]/D |
| -1.559| -1.559|-1472.670|-2901.153| 69.09%| 0:00:01.0| 1889.6M|
Worst| reg2reg| pdtop_count_reg[267]/D |
| -1.552| -1.552|-1462.766|-2891.384| 69.13%| 0:00:03.0| 1889.6M|
Worst| reg2reg| pdtop_count_reg[1018]/D |
| -1.547| -1.547|-1457.989|-2886.977| 69.20%| 0:00:04.0| 1889.6M|
Worst| reg2reg| pdtop_count_reg[573]/D |
| -1.538| -1.538|-1454.891|-2883.983| 69.23%| 0:00:01.0| 1889.6M|
Worst| reg2reg| pdtop_count_reg[601]/D |
| -1.534| -1.534|-1453.404|-2882.591| 69.30%| 0:00:04.0| 1889.6M|
Worst| reg2reg| pdtop_count_reg[674]/D |
| -1.525| -1.525|-1452.146|-2881.445| 69.33%| 0:00:03.0| 1889.6M|
Worst| reg2reg| pdtop_count_reg[669]/D |
| -1.521| -1.521|-1447.725|-2877.266| 69.53%| 0:00:03.0| 1870.5M|
Worst| reg2reg| pdtop_count_reg[705]/D |
| -1.519| -1.519|-1446.186|-2875.820| 69.62%| 0:00:03.0| 1870.5M|
Worst| reg2reg| pdtop_count_reg[760]/D |
| -1.519| -1.519|-1445.402|-2875.037| 69.72%| 0:00:03.0| 1870.5M|
Worst| reg2reg| pdtop_count_reg[760]/D |
| -1.519| -1.519|-1445.377|-2874.972| 69.75%| 0:00:00.0| 1870.5M|
Worst| reg2reg| pdtop_count_reg[760]/D |
| -1.519| -1.519|-1444.691|-2874.670| 69.91%| 0:00:11.0| 1874.6M|
Worst| reg2reg| pdtop_count_reg[760]/D |
| -1.519| -1.519|-1443.968|-2874.066| 70.03%| 0:00:03.0| 1874.6M|
Worst| reg2reg| pdtop_count_reg[760]/D |
| -1.519| -1.519|-1443.966|-2874.063| 70.03%| 0:00:00.0| 1874.6M|
Worst| default| pdtop_count_reg[760]/CK |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
**INFO: Starting Blocking QThread with 1 CPU
____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: topdesign
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for MIn_timing libraries using the default operating
condition of each library.
**WARN: (IMPMSMV-1810): Net FE_PHN16186_m, driver FE_PHC16186_m/Y voltage 0 does
not match reveiver pd1/B0_I1/m voltage 0.9.
**WARN: (IMPMSMV-1810): Net FE_OFN14721_rst, driver FE_OFC4992_rst/Y voltage 0 does
not match reveiver pd1/B0_I1/rst voltage 0.9.
Total number of fetched objects 15885
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.4 REAL=0:00:02.0)
Design Initial Hold Timing WNS -0.004 TNS -0.014 VIO 4
*** QThread Job [finish] : cpu/real = 0:00:03.4/0:00:04.0 (0.9), mem = 0.0M
_______________________________________________________________________
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.519| -1.519|-1443.397|-2873.578| 70.10%| 0:00:08.0| 1884.3M|
Worst| reg2reg| pdtop_count_reg[760]/D |
| -1.519| -1.519|-1443.258|-2873.467| 70.12%| 0:00:00.0| 1884.3M|
Worst| reg2reg| pdtop_count_reg[760]/D |
| -1.519| -1.519|-1443.258|-2873.467| 70.12%| 0:00:00.0| 1884.3M|
Worst| reg2reg| pdtop_count_reg[760]/D |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
*** Finish Core Optimize Step (cpu=0:00:52.4 real=0:00:53.0 mem=1884.3M) ***
Active Path Group: default
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.494| -1.519|-1630.006|-2873.467| 70.12%| 0:00:00.0| 1884.3M|
Worst| default| count[84] |
| -1.479| -1.519|-1629.755|-2873.056| 70.12%| 0:00:00.0| 1884.3M|
Worst| default| count[278] |
| -1.453| -1.519|-1629.730|-2873.096| 70.12%| 0:00:01.0| 1884.3M|
Worst| default| count[278] |
| -1.447| -1.519|-1629.404|-2872.880| 70.12%| 0:00:00.0| 1884.3M|
Worst| default| count[84] |
| -1.428| -1.519|-1629.386|-2872.869| 70.12%| 0:00:00.0| 1884.3M|
Worst| default| count[84] |
| -1.428| -1.519|-1629.293|-2872.705| 70.12%| 0:00:01.0| 1884.3M|
Worst| default| count[84] |
| -1.428| -1.519|-1629.290|-2872.701| 70.13%| 0:00:00.0| 1884.3M|
Worst| default| count[84] |
| -1.428| -1.519|-1629.290|-2872.702| 70.13%| 0:00:00.0| 1884.3M|
Worst| default| count[84] |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:02.0 mem=1884.3M) ***
*** Finished Optimize Step Cumulative (cpu=0:00:53.8 real=0:00:55.0 mem=1884.3M)
***
** GigaOpt Optimizer WNS Slack -1.519 TNS Slack -2872.702 Density 70.13
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8
CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack -1.519 TNS Slack -2872.702 Density 70.13
+----------+---------+--------+---------+------------+--------+
| Density | Commits | WNS | TNS | Real | Mem |
+----------+---------+--------+---------+------------+--------+
| 70.13%| -| -1.519|-2872.702| 0:00:00.0| 1884.3M|
| 69.20%| 225| -1.517|-2698.205| 0:00:04.0| 1884.3M|
| 68.72%| 78| -1.517|-2661.381| 0:00:01.0| 1884.3M|
| 67.03%| 1459| -1.508|-2652.117| 0:00:08.0| 1884.3M|
| 66.96%| 48| -1.508|-2651.926| 0:00:00.0| 1884.3M|
| 66.96%| 5| -1.508|-2651.926| 0:00:00.0| 1884.3M|
| 66.96%| 0| -1.508|-2651.926| 0:00:00.0| 1884.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.508 TNS Slack -2651.925 Density 66.96
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 20 constrained nets
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:13.6) (real = 0:00:13.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:13, mem=1884.35M,
totSessionCpu=1:48:14).
*** Starting refinePlace (1:48:14 mem=1884.3M) ***
Total net bbox length = 5.538e+05 (3.794e+05 1.743e+05) (ext = 2.487e+05)
Density distribution unevenness ratio = 16.205%
Density distribution unevenness ratio = 16.205%
Move report: Timing Driven Placement moves 345 insts, mean move: 9.07 um, max move:
105.56 um
Max move on inst (FE_OCPC4819_n): (458.78, 306.82) --> (499.09, 241.57)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1892.3MB
Density distribution unevenness ratio = 16.205%
Move report: Detail placement moves 2348 insts, mean move: 1.68 um, max move: 13.05
um
Max move on inst (g179851_dup3): (544.62, 348.58) --> (536.79, 343.36)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1892.3MB
Summary Report:
Instances move: 2553 (out of 15148 movable)
Instances flipped: 5
Mean displacement: 2.74 um
Max displacement: 105.27 um (Instance: FE_OCPC4819_n) (458.78, 306.82) -> (498.8,
241.57)
Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type:
CLKINVX3
Total net bbox length = 5.555e+05 (3.806e+05 1.749e+05) (ext = 2.488e+05)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1892.3MB
*** Finished refinePlace (1:48:16 mem=1892.3M) ***
*** maximum move = 105.27 um ***
*** Finished re-routing un-routed nets (1892.3M) ***
*** Finish Physical Update (cpu=0:00:02.3 real=0:00:03.0 mem=1892.3M) ***
** GigaOpt Optimizer WNS Slack -1.508 TNS Slack -2651.996 Density 67.05
Active Path Group: reg2reg
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.508| -1.508|-1443.204|-2651.996| 67.05%| 0:00:00.0| 1892.3M|
Worst| reg2reg| pdtop_count_reg[854]/D |
| -1.507| -1.507|-1440.584|-2649.520| 67.13%| 0:00:14.0| 1911.4M|
Worst| reg2reg| pdtop_count_reg[895]/D |
| -1.498| -1.498|-1439.589|-2648.516| 67.18%| 0:00:04.0| 1911.4M|
Worst| reg2reg| pdtop_count_reg[877]/D |
| -1.497| -1.497|-1438.162|-2647.563| 67.30%| 0:00:10.0| 1911.4M|
Worst| reg2reg| pdtop_count_reg[1015]/D |
| -1.497| -1.497|-1436.880|-2646.378| 67.37%| 0:00:07.0| 1911.4M|
Worst| reg2reg| pdtop_count_reg[1015]/D |
| -1.497| -1.497|-1436.595|-2646.094| 67.38%| 0:00:00.0| 1907.4M|
Worst| reg2reg| pdtop_count_reg[1015]/D |
| -1.497| -1.497|-1436.583|-2646.088| 67.39%| 0:00:01.0| 1907.4M|
Worst| reg2reg| pdtop_count_reg[1015]/D |
| -1.497| -1.497|-1436.578|-2646.083| 67.39%| 0:00:00.0| 1907.4M|
Worst| reg2reg| pdtop_count_reg[1015]/D |
| -1.497| -1.497|-1434.939|-2645.166| 67.56%| 0:00:26.0| 1907.5M|
Worst| reg2reg| pdtop_count_reg[1015]/D |
| -1.496| -1.496|-1434.384|-2644.847| 67.65%| 0:00:04.0| 1907.5M|
Worst| reg2reg| pdtop_count_reg[1015]/D |
| -1.496| -1.496|-1434.369|-2644.833| 67.65%| 0:00:00.0| 1907.5M|
Worst| reg2reg| pdtop_count_reg[1015]/D |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
skewClock sized 0 and inserted 2 insts
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.495| -1.495|-1433.516|-2644.461| 67.67%| 0:00:03.0| 1888.4M|
Worst| reg2reg| pdtop_count_reg[790]/D |
| -1.495| -1.495|-1433.415|-2644.360| 67.67%| 0:00:00.0| 1888.4M|
Worst| reg2reg| pdtop_count_reg[790]/D |
| -1.495| -1.495|-1433.203|-2645.116| 67.78%| 0:00:12.0| 1911.2M|
Worst| reg2reg| pdtop_count_reg[790]/D |
| -1.495| -1.495|-1433.180|-2645.246| 67.89%| 0:00:02.0| 1911.2M|
Worst| reg2reg| pdtop_count_reg[790]/D |
| -1.495| -1.495|-1433.170|-2645.237| 67.89%| 0:00:00.0| 1911.2M|
Worst| reg2reg| pdtop_count_reg[790]/D |
| -1.495| -1.495|-1433.724|-2645.938| 67.99%| 0:00:04.0| 1892.2M|
Worst| default| pdtop_count_reg[790]/CK |
| -1.495| -1.495|-1433.043|-2645.258| 68.00%| 0:00:00.0| 1892.2M|
Worst| default| pdtop_count_reg[790]/CK |
| -1.495| -1.495|-1433.041|-2645.380| 67.99%| 0:00:01.0| 1892.2M|
Worst| default| pdtop_count_reg[790]/CK |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.495| -1.495|-1432.995|-2645.335| 68.00%| 0:00:03.0| 1893.9M|
Worst| reg2reg| pdtop_count_reg[790]/D |
| -1.494| -1.494|-1433.001|-2645.341| 68.00%| 0:00:00.0| 1893.9M|
Worst| reg2reg| pdtop_count_reg[790]/D |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
*** Finish Core Optimize Step (cpu=0:01:31 real=0:01:31 mem=1893.9M) ***
Active Path Group: default
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.462| -1.494|-1293.515|-2645.341| 68.00%| 0:00:00.0| 1893.9M|
Worst| default| count[376] |
| -1.417| -1.494|-1293.387|-2645.186| 68.00%| 0:00:01.0| 1893.9M|
Worst| default| count[54] |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1893.9M) ***
*** Finished Optimize Step Cumulative (cpu=0:01:32 real=0:01:32 mem=1893.9M) ***
** GigaOpt Optimizer WNS Slack -1.494 TNS Slack -2645.186 Density 68.00
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8
CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack -1.494 TNS Slack -2645.186 Density 68.00
+----------+---------+--------+---------+------------+--------+
| Density | Commits | WNS | TNS | Real | Mem |
+----------+---------+--------+---------+------------+--------+
| 68.00%| -| -1.494|-2645.186| 0:00:00.0| 1893.9M|
| 67.59%| 94| -1.494|-2641.385| 0:00:04.0| 1893.9M|
| 67.43%| 31| -1.494|-2641.385| 0:00:01.0| 1893.9M|
| 66.65%| 893| -1.488|-2642.210| 0:00:06.0| 1893.9M|
| 66.64%| 14| -1.488|-2641.394| 0:00:00.0| 1893.9M|
| 66.64%| 0| -1.488|-2641.394| 0:00:00.0| 1893.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.488 TNS Slack -2641.394 Density 66.64
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 22 constrained nets
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.5) (real = 0:00:11.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:11, mem=1888.56M,
totSessionCpu=1:49:59).
*** Starting refinePlace (1:49:59 mem=1888.6M) ***
Total net bbox length = 5.547e+05 (3.811e+05 1.736e+05) (ext = 2.489e+05)
Density distribution unevenness ratio = 16.229%
Density distribution unevenness ratio = 16.130%
Move report: Timing Driven Placement moves 2703 insts, mean move: 9.95 um, max
move: 91.93 um
Max move on inst (FE_PHC16617_SE): (629.88, 319.87) --> (635.68, 406.00)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1898.6MB
Density distribution unevenness ratio = 16.130%
Move report: Detail placement moves 3373 insts, mean move: 1.48 um, max move: 10.44
um
Max move on inst (FE_OFC4963_count_636): (446.89, 419.05) --> (454.72,
421.66)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1898.6MB
Summary Report:
Instances move: 4191 (out of 15094 movable)
Instances flipped: 28
Mean displacement: 7.03 um
Max displacement: 91.64 um (Instance: FE_PHC16617_SE) (629.88, 319.87) -> (635.39,
406)
Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: BUFX2
Total net bbox length = 5.477e+05 (3.783e+05 1.694e+05) (ext = 2.478e+05)
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1898.6MB
*** Finished refinePlace (1:50:02 mem=1898.6M) ***
*** maximum move = 91.64 um ***
*** Finished re-routing un-routed nets (1898.6M) ***
*** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=1898.6M) ***
** GigaOpt Optimizer WNS Slack -1.506 TNS Slack -2640.858 Density 66.69
Active Path Group: reg2reg
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.506| -1.506|-1430.561|-2640.858| 66.69%| 0:00:00.0| 1898.6M|
Worst| reg2reg| pdtop_count_reg[1018]/D |
| -1.488| -1.488|-1429.257|-2639.688| 66.75%| 0:00:10.0| 1898.6M|
Worst| reg2reg| pdtop_count_reg[377]/D |
| -1.488| -1.488|-1429.221|-2639.731| 66.85%| 0:00:09.0| 1917.6M|
Worst| reg2reg| pdtop_count_reg[377]/D |
| -1.488| -1.488|-1428.758|-2639.699| 67.04%| 0:00:34.0| 1917.6M|
Worst| reg2reg| pdtop_count_reg[377]/D |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.488| -1.495|-1428.425|-2640.594| 67.32%| 0:00:22.0| 1917.6M|
Worst| reg2reg| pdtop_count_reg[377]/D |
| -1.488| -1.495|-1428.509|-2640.851| 67.35%| 0:00:01.0| 1917.6M|
Worst| reg2reg| pdtop_count_reg[377]/D |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
*** Finish Core Optimize Step (cpu=0:01:16 real=0:01:16 mem=1917.6M) ***
Active Path Group: default
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.495| -1.495|-1291.135|-2640.851| 67.35%| 0:00:00.0| 1917.6M|
Worst| default| count[93] |
| -1.433| -1.488|-1291.028|-2639.802| 67.35%| 0:00:01.0| 1898.6M|
Worst| default| count[93] |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1898.6M) ***
*** Finished Optimize Step Cumulative (cpu=0:01:16 real=0:01:17 mem=1898.6M) ***
** GigaOpt Optimizer WNS Slack -1.488 TNS Slack -2639.802 Density 67.35
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8
CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack -1.488 TNS Slack -2639.802 Density 67.35
+----------+---------+--------+---------+------------+--------+
| Density | Commits | WNS | TNS | Real | Mem |
+----------+---------+--------+---------+------------+--------+
| 67.35%| -| -1.488|-2639.802| 0:00:00.0| 1898.6M|
| 67.06%| 84| -1.488|-2639.104| 0:00:05.0| 1898.6M|
| 66.98%| 22| -1.488|-2639.106| 0:00:00.0| 1898.6M|
| 66.51%| 679| -1.489|-2639.706| 0:00:06.0| 1898.6M|
| 66.51%| 1| -1.489|-2639.706| 0:00:00.0| 1898.6M|
| 66.51%| 0| -1.489|-2639.706| 0:00:00.0| 1898.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.489 TNS Slack -2639.706 Density 66.51
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 22 constrained nets
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.0) (real = 0:00:11.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1892.53M,
totSessionCpu=1:51:30).
*** Starting refinePlace (1:51:30 mem=1892.5M) ***
Total net bbox length = 5.477e+05 (3.787e+05 1.690e+05) (ext = 2.479e+05)
Density distribution unevenness ratio = 16.065%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move:
0.00 um
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1892.5MB
Density distribution unevenness ratio = 16.065%
Move report: Detail placement moves 1603 insts, mean move: 1.43 um, max move: 9.57
um
Max move on inst (FE_RC_4365_0): (434.71, 419.05) --> (432.97, 411.22)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1892.5MB
Summary Report:
Instances move: 1603 (out of 15002 movable)
Instances flipped: 1607
Mean displacement: 1.43 um
Max displacement: 9.57 um (Instance: FE_RC_4365_0) (434.71, 419.05) -> (432.97,
411.22)
Length: 13 sites, height: 1 rows, site name: gsclib090site, cell type:
AOI22X2
Total net bbox length = 5.489e+05 (3.793e+05 1.695e+05) (ext = 2.479e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1892.5MB
*** Finished refinePlace (1:51:31 mem=1892.5M) ***
*** maximum move = 9.57 um ***
*** Finished re-routing un-routed nets (1892.5M) ***
*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1892.5M) ***
** GigaOpt Optimizer WNS Slack -1.489 TNS Slack -2639.719 Density 66.52
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 22 constrained nets
**** End NDR-Layer Usage Statistics ****
*** Finish post-CTS Setup Fixing (cpu=0:04:25 real=0:04:26 mem=1892.5M) ***
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 1 undriven net excluded from IPO operation.
Info: 20 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 22 clock nets excluded from IPO operation.
*info: 22 clock nets excluded
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 9 no-driver nets excluded.
*info: 20 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.489 TNS Slack -2639.719 Density 66.52
Active Path Group: reg2reg
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.489| -1.489|-1428.569|-2639.719| 66.52%| 0:00:00.0| 1885.6M|
Worst| reg2reg| pdtop_count_reg[377]/D |
| -1.489| -1.489|-1425.892|-2637.083| 66.60%| 0:00:46.0| 1909.4M|
Worst| reg2reg| pdtop_count_reg[377]/D |
| -1.489| -1.489|-1425.804|-2636.995| 66.61%| 0:00:00.0| 1909.4M|
Worst| reg2reg| pdtop_count_reg[377]/D |
| -1.489| -1.489|-1425.765|-2636.932| 66.65%| 0:00:08.0| 1909.4M|
Worst| reg2reg| pdtop_count_reg[377]/D |
| -1.489| -1.489|-1425.638|-2636.805| 66.66%| 0:00:01.0| 1909.4M|
Worst| reg2reg| pdtop_count_reg[377]/D |
| -1.489| -1.490|-1423.658|-2635.102| 66.80%| 0:00:54.0| 1928.5M|
Worst| reg2reg| pdtop_count_reg[790]/D |
| -1.489| -1.490|-1423.631|-2635.075| 66.80%| 0:00:01.0| 1928.5M|
Worst| reg2reg| pdtop_count_reg[790]/D |
| -1.489| -1.490|-1423.427|-2634.875| 66.82%| 0:00:04.0| 1928.5M|
Worst| reg2reg| pdtop_count_reg[790]/D |
| -1.489| -1.490|-1422.495|-2634.370| 66.90%| 0:00:25.0| 1928.5M|
Worst| reg2reg| pdtop_count_reg[478]/D |
| -1.489| -1.490|-1422.493|-2634.368| 66.90%| 0:00:00.0| 1928.5M|
Worst| reg2reg| pdtop_count_reg[478]/D |
| -1.489| -1.490|-1422.301|-2634.297| 66.93%| 0:00:04.0| 1928.5M|
Worst| reg2reg| pdtop_count_reg[478]/D |
| -1.489| -1.490|-1421.852|-2633.850| 67.03%| 0:00:11.0| 1913.5M|
Worst| reg2reg| pdtop_count_reg[457]/D |
| -1.489| -1.490|-1421.776|-2633.785| 67.05%| 0:00:00.0| 1913.5M|
Worst| reg2reg| pdtop_count_reg[457]/D |
| -1.489| -1.490|-1421.671|-2633.683| 67.10%| 0:00:02.0| 1913.5M|
Worst| reg2reg| pdtop_count_reg[457]/D |
| -1.489| -1.490|-1421.662|-2633.673| 67.10%| 0:00:00.0| 1913.5M|
Worst| reg2reg| pdtop_count_reg[457]/D |
| -1.489| -1.490|-1421.615|-2633.628| 67.11%| 0:00:00.0| 1913.5M|
Worst| reg2reg| pdtop_count_reg[457]/D |
| -1.489| -1.490|-1421.235|-2633.246| 67.16%| 0:00:08.0| 1913.5M|
Worst| reg2reg| pdtop_count_reg[403]/D |
| -1.489| -1.490|-1420.938|-2632.968| 67.20%| 0:00:03.0| 1913.5M|
Worst| reg2reg| pdtop_count_reg[403]/D |
| -1.489| -1.490|-1420.932|-2632.961| 67.20%| 0:00:00.0| 1913.5M|
Worst| reg2reg| pdtop_count_reg[403]/D |
| -1.489| -1.490|-1420.165|-2632.227| 67.21%| 0:00:06.0| 1913.5M|
Worst| reg2reg| pdtop_count_reg[109]/D |
| -1.489| -1.490|-1419.914|-2631.977| 67.21%| 0:00:00.0| 1913.5M|
Worst| reg2reg| pdtop_count_reg[109]/D |
| -1.489| -1.490|-1419.700|-2631.767| 67.22%| 0:00:03.0| 1913.5M|
Worst| reg2reg| pdtop_count_reg[129]/D |
| -1.489| -1.490|-1419.620|-2631.691| 67.24%| 0:00:02.0| 1913.5M|
Worst| reg2reg| pdtop_count_reg[293]/D |
| -1.489| -1.490|-1419.293|-2631.375| 67.25%| 0:00:03.0| 1913.5M|
Worst| reg2reg| pdtop_count_reg[325]/D |
| -1.489| -1.490|-1419.283|-2631.365| 67.25%| 0:00:00.0| 1913.5M|
Worst| reg2reg| pdtop_count_reg[325]/D |
| -1.489| -1.490|-1419.169|-2631.261| 67.26%| 0:00:02.0| 1913.5M|
Worst| reg2reg| pdtop_count_reg[67]/D |
| -1.489| -1.490|-1419.158|-2631.255| 67.26%| 0:00:00.0| 1913.5M|
Worst| reg2reg| pdtop_count_reg[67]/D |
| -1.489| -1.490|-1419.091|-2631.188| 67.26%| 0:00:01.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[131]/D |
| -1.489| -1.490|-1419.081|-2631.178| 67.26%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[131]/D |
| -1.489| -1.490|-1418.990|-2631.092| 67.27%| 0:00:01.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[264]/D |
| -1.489| -1.490|-1418.834|-2630.933| 67.28%| 0:00:03.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[80]/D |
| -1.489| -1.490|-1418.786|-2630.907| 67.28%| 0:00:01.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[80]/D |
| -1.489| -1.490|-1418.764|-2630.885| 67.28%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[36]/D |
| -1.489| -1.490|-1418.797|-2630.938| 67.30%| 0:00:03.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[20]/D |
| -1.489| -1.490|-1418.510|-2630.639| 67.31%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[19]/D |
| -1.489| -1.490|-1418.507|-2630.669| 67.31%| 0:00:01.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[14]/D |
| -1.489| -1.490|-1418.307|-2630.431| 67.31%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[8]/D |
| -1.489| -1.490|-1418.283|-2630.426| 67.32%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[8]/D |
| -1.489| -1.490|-1418.266|-2630.526| 67.32%| 0:00:01.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[16]/D |
| -1.489| -1.498|-1418.412|-2631.165| 67.34%| 0:00:01.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[89]/SI |
| -1.489| -1.507|-1418.411|-2631.167| 67.34%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[1]/D |
| -1.489| -1.507|-1418.382|-2631.123| 67.34%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[1]/D |
| -1.489| -1.507|-1418.344|-2631.093| 67.34%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[1]/D |
| -1.489| -1.507|-1418.320|-2631.071| 67.34%| 0:00:01.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[1]/D |
| -1.489| -1.507|-1418.312|-2631.052| 67.34%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[17]/SI |
| -1.489| -1.507|-1418.271|-2630.969| 67.35%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[269]/SI |
| -1.489| -1.507|-1418.130|-2630.908| 67.35%| 0:00:01.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[68]/SI |
| -1.489| -1.507|-1418.056|-2630.775| 67.36%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[68]/SI |
| -1.489| -1.507|-1417.913|-2630.518| 67.36%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[477]/SI |
| -1.489| -1.507|-1417.896|-2630.506| 67.36%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[523]/SI |
| -1.489| -1.507|-1417.885|-2630.522| 67.37%| 0:00:01.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[477]/SI |
| -1.489| -1.507|-1417.808|-2630.411| 67.38%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[2]/SI |
| -1.489| -1.507|-1417.735|-2630.243| 67.38%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[158]/SI |
| -1.489| -1.507|-1417.659|-2630.007| 67.38%| 0:00:01.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[493]/SI |
| -1.489| -1.507|-1417.658|-2629.883| 67.39%| 0:00:01.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[49]/SI |
| -1.489| -1.507|-1417.624|-2629.854| 67.39%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[493]/SI |
| -1.489| -1.507|-1417.616|-2629.840| 67.40%| 0:00:01.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[209]/SI |
| -1.489| -1.507|-1417.615|-2629.835| 67.40%| 0:00:00.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[41]/SI |
| -1.489| -1.507|-1417.594|-2629.950| 67.40%| 0:00:01.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[209]/SI |
| -1.489| -1.507|-1417.596|-2629.918| 67.41%| 0:00:01.0| 1891.1M|
Worst| reg2reg| pdtop_count_reg[377]/D |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
*** Finish Core Optimize Step (cpu=0:03:22 real=0:03:23 mem=1891.1M) ***
*** Finished Optimize Step Cumulative (cpu=0:03:22 real=0:03:23 mem=1891.1M) ***
** GigaOpt Optimizer WNS Slack -1.507 TNS Slack -2629.918 Density 67.41
*** Starting refinePlace (1:54:58 mem=1891.1M) ***
Total net bbox length = 5.511e+05 (3.807e+05 1.703e+05) (ext = 2.479e+05)
Density distribution unevenness ratio = 16.163%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move:
0.00 um
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1891.1MB
Density distribution unevenness ratio = 16.163%
Move report: Detail placement moves 2483 insts, mean move: 1.48 um, max move: 9.86
um
Max move on inst (g179568_dup1): (710.50, 387.73) --> (717.75, 390.34)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1891.1MB
Summary Report:
Instances move: 2483 (out of 15155 movable)
Instances flipped: 0
Mean displacement: 1.48 um
Max displacement: 9.86 um (Instance: g179568_dup1) (710.5, 387.73) -> (717.75,
390.34)
Length: 20 sites, height: 1 rows, site name: gsclib090site, cell type:
CLKAND2X6
Total net bbox length = 5.529e+05 (3.818e+05 1.711e+05) (ext = 2.478e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1891.1MB
*** Finished refinePlace (1:54:58 mem=1891.1M) ***
*** maximum move = 9.86 um ***
*** Finished re-routing un-routed nets (1891.1M) ***
*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1891.1M) ***
** GigaOpt Optimizer WNS Slack -1.507 TNS Slack -2629.903 Density 67.43
**** Begin NDR-Layer Usage Statistics ****
NDR 2w2s has 22 constrained nets
Layer 8 has 1 constrained nets
**** End NDR-Layer Usage Statistics ****
*** Finish post-CTS Setup Fixing (cpu=0:03:24 real=0:03:24 mem=1891.1M) ***
End: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 1 undriven net excluded from IPO operation.
Info: 20 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 22 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8
CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack -1.507 TNS Slack -2629.903 Density 67.43
+----------+---------+--------+---------+------------+--------+
| Density | Commits | WNS | TNS | Real | Mem |
+----------+---------+--------+---------+------------+--------+
| 67.43%| -| -1.507|-2629.903| 0:00:00.0| 1870.0M|
| 67.43%| 0| -1.507|-2629.903| 0:00:01.0| 1870.0M|
| 67.43%| 1| -1.507|-2629.897| 0:00:00.0| 1870.0M|
| 67.24%| 54| -1.489|-2628.221| 0:00:04.0| 1870.0M|
| 67.19%| 11| -1.489|-2628.108| 0:00:01.0| 1870.0M|
| 66.70%| 802| -1.490|-2630.811| 0:00:06.0| 1870.0M|
| 66.68%| 10| -1.490|-2630.403| 0:00:00.0| 1870.0M|
| 66.68%| 0| -1.490|-2630.403| 0:00:00.0| 1870.0M|
| 66.68%| 0| -1.490|-2630.403| 0:00:00.0| 1870.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.490 TNS Slack -2630.403 Density 66.68
**** Begin NDR-Layer Usage Statistics ****
NDR 2w2s has 22 constrained nets
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:12.9) (real = 0:00:13.0) **
*** Starting refinePlace (1:55:12 mem=1886.0M) ***
Total net bbox length = 5.517e+05 (3.814e+05 1.702e+05) (ext = 2.478e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1886.0MB
Summary Report:
Instances move: 0 (out of 15065 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 5.517e+05 (3.814e+05 1.702e+05) (ext = 2.478e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1886.0MB
*** Finished refinePlace (1:55:12 mem=1886.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1886.0M) ***
*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1886.0M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1736.41M,
totSessionCpu=1:55:13).
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true'
which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR : 0
[NR-eGR] minRouteLayer : 2
[NR-eGR] maxRouteLayer : 127
[NR-eGR] numTracksPerClockWire : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=1320 numPGBlocks=163711 numBumpBlks=0
numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 20 numPreroutedWires = 6123
[NR-eGR] Read numTotalNets=15420 numIgnoredNets=20
[NR-eGR] There are 2 clock nets ( 2 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 15398
[NR-eGR] id=0 ndrTrackId=0 ndrViaId=-1 extraSpace=0 numShields=0
maxHorDemand=1 maxVerDemand=1
[NR-eGR] Pitch: L1=480 L2=580 L3=580 L4=580 L5=580 L6=580 L7=580 L8=1740
L9=1740
[NR-eGR] Rule id 1. Nets 2
[NR-eGR] id=1 ndrTrackId=0 ndrViaId=-1 extraSpace=0 numShields=0
maxHorDemand=3 maxVerDemand=3
[NR-eGR] Pitch: L1=480 L2=580 L3=580 L4=1680 L5=1680 L6=580 L7=580 L8=1740
L9=1740
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 15400 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL:
5.680221e+05um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.09% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.12% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(Metal1)(F) length: 7.540000e+00um, number of vias: 45618
[NR-eGR] Layer2(Metal2)(V) length: 1.177911e+05um, number of vias: 73723
[NR-eGR] Layer3(Metal3)(H) length: 1.826708e+05um, number of vias: 7261
[NR-eGR] Layer4(Metal4)(V) length: 5.571691e+04um, number of vias: 4683
[NR-eGR] Layer5(Metal5)(H) length: 1.121409e+05um, number of vias: 1213
[NR-eGR] Layer6(Metal6)(V) length: 2.020618e+04um, number of vias: 984
[NR-eGR] Layer7(Metal7)(H) length: 1.019192e+05um, number of vias: 92
[NR-eGR] Layer8(Metal8)(V) length: 1.292385e+03um, number of vias: 62
[NR-eGR] Layer9(Metal9)(H) length: 8.907785e+03um, number of vias: 0
[NR-eGR] Total length: 6.006528e+05um, number of vias: 133636
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.624000e+01um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1739.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.69 seconds
Extraction called for design 'topdesign' of instances=18384 and nets=15436 using
extraction engine 'preRoute' .
**WARN: (IMPEXT-3530): The process node is not set. Use the command setDesignMode
-process <process node> prior to extraction for maximum accuracy and optimal
automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design topdesign.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197): The Cap table file is not specified. This will result in
lower parasitic accuracy when using preRoute extraction or postRoute extraction
with effort level 'low'. It is recommended to generate the Cap table file using the
'generateCapTbl' command and specify it before extraction using
'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
RC Corner Indexes 0
Capacitance Scaling Factor : 1.00000
Resistance Scaling Factor : 1.00000
Clock Cap. Scaling Factor : 1.00000
Clock Res. Scaling Factor : 1.00000
Shrink Factor : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1 Real Time: 0:00:00.0 MEM:
1739.945M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] | | max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized | 0.00 | 0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized
total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: topdesign
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1795.18)
**WARN: (IMPMSMV-1810): Net FE_PHN15892_m, driver FE_PHC15892_m/Y voltage 0 does
not match reveiver pd1/B0_I1/m voltage 3.3.
**WARN: (IMPMSMV-1810): Net FE_OFN14721_rst, driver FE_OFC4992_rst/Y voltage 0 does
not match reveiver pd1/B0_I1/rst voltage 3.3.
Total number of fetched objects 15427
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1811.64 CPU=0:00:01.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1811.64 CPU=0:00:02.3 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 1 undriven net excluded from IPO operation.
Info: 20 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 22 clock nets excluded from IPO operation.
+----------------------------------------------------------------------------------
---------------------------------------------------------------------+
| max-tran | max-cap | max-fanout | max-length |
setup | | | | | | |
+----------------------------------------------------------------------------------
---------------------------------------------------------------------+
| nets | terms| wViol | nets | terms| wViol | nets | terms| nets | terms| WNS
| TNS | #Buf | #Inv | #Resize|Density| Real | Mem |
+----------------------------------------------------------------------------------
---------------------------------------------------------------------+
| 189| 576| -0.11| 0| 0| 0.00| 0| 0| 0| 0|
-1.51| -2641.53| 0| 0| 0| 66.68| | |
| 55| 163| -0.09| 0| 0| 0.00| 0| 0| 0| 0|
-1.51| -2642.29| 17| 0| 122| 66.98| 0:00:02.0| 1888.0M|
| 51| 149| -0.09| 0| 0| 0.00| 0| 0| 0| 0|
-1.51| -2642.31| 0| 0| 4| 66.99| 0:00:01.0| 1888.0M|
| 51| 149| -0.09| 0| 0| 0.00| 0| 0| 0| 0|
-1.51| -2642.31| 0| 0| 0| 66.99| 0:00:01.0| 1888.0M|
+----------------------------------------------------------------------------------
---------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
NDR 2w2s has 22 constrained nets
**** End NDR-Layer Usage Statistics ****
=======================================================================
Reasons for remaining drv violations
=======================================================================
*info: Total 51 net(s) have violations which can't be fixed by DRV optimization.
MultiBuffering failure reasons
------------------------------------------------
*info: 51 net(s): Could not be fixed because the solution degraded timing.
*** Finish DRV Fixing (cpu=0:00:04.7 real=0:00:05.0 mem=1888.0M) ***
*** Starting refinePlace (1:55:23 mem=1904.0M) ***
Total net bbox length = 5.519e+05 (3.816e+05 1.703e+05) (ext = 2.478e+05)
Move report: Detail placement moves 274 insts, mean move: 3.73 um, max move: 11.89
um
Max move on inst (g183817): (642.64, 520.84) --> (644.09, 531.28)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1904.0MB
Summary Report:
Instances move: 274 (out of 15082 movable)
Instances flipped: 0
Mean displacement: 3.73 um
Max displacement: 11.89 um (Instance: g183817) (642.64, 520.84) -> (644.09, 531.28)
Length: 5 sites, height: 1 rows, site name: gsclib090site, cell type: NAND2X1
Total net bbox length = 5.526e+05 (3.820e+05 1.706e+05) (ext = 2.478e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1904.0MB
*** Finished refinePlace (1:55:24 mem=1904.0M) ***
*** maximum move = 11.89 um ***
*** Finished re-routing un-routed nets (1904.0M) ***
*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1904.0M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -1.490 -> -1.513 (bump = 0.023)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 1 undriven net excluded from IPO operation.
Info: 20 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 22 clock nets excluded from IPO operation.
*info: 22 clock nets excluded
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 9 no-driver nets excluded.
*info: 20 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.514 TNS Slack -2642.314 Density 67.01
Active Path Group: reg2reg
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.514| -1.514|-1429.768|-2642.314| 67.01%| 0:00:00.0| 1904.0M|
Worst| reg2reg| pdtop_count_reg[932]/D |
| -1.499| -1.514|-1428.570|-2641.415| 67.03%| 0:00:16.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[893]/D |
| -1.499| -1.514|-1428.286|-2641.235| 67.03%| 0:00:00.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[893]/D |
| -1.499| -1.514|-1428.279|-2641.227| 67.03%| 0:00:01.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[893]/D |
| -1.499| -1.514|-1428.279|-2641.227| 67.03%| 0:00:00.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[893]/D |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
*** Finish Core Optimize Step (cpu=0:00:16.7 real=0:00:17.0 mem=1895.7M) ***
Active Path Group: default
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.514| -1.514|-1297.124|-2641.227| 67.03%| 0:00:00.0| 1895.7M|
Worst| default| count[54] |
| -1.467| -1.499|-1296.927|-2640.931| 67.03%| 0:00:00.0| 1895.7M|
Worst| default| count[88] |
| -1.440| -1.499|-1296.861|-2640.798| 67.02%| 0:00:00.0| 1895.7M|
Worst| default| count[80] |
| -1.433| -1.499|-1296.762|-2640.700| 67.02%| 0:00:00.0| 1895.7M|
Worst| default| count[278] |
| -1.433| -1.499|-1296.678|-2640.680| 67.03%| 0:00:01.0| 1895.7M|
Worst| default| count[278] |
| -1.433| -1.499|-1296.678|-2640.680| 67.03%| 0:00:00.0| 1895.7M|
Worst| default| count[278] |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1895.7M) ***
*** Finished Optimize Step Cumulative (cpu=0:00:17.8 real=0:00:18.0 mem=1895.7M)
***
** GigaOpt Optimizer WNS Slack -1.499 TNS Slack -2640.680 Density 67.03
*** Starting refinePlace (1:55:45 mem=1895.7M) ***
Total net bbox length = 5.529e+05 (3.821e+05 1.708e+05) (ext = 2.478e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1895.7MB
Summary Report:
Instances move: 0 (out of 15091 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 5.529e+05 (3.821e+05 1.708e+05) (ext = 2.478e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1895.7MB
*** Finished refinePlace (1:55:46 mem=1895.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1895.7M) ***
*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1895.7M) ***
** GigaOpt Optimizer WNS Slack -1.499 TNS Slack -2640.680 Density 67.07
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 22 constrained nets
**** End NDR-Layer Usage Statistics ****
*** Finish post-CTS Setup Fixing (cpu=0:00:19.0 real=0:00:19.0 mem=1895.7M) ***
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.490 -> -1.499 (bump = 0.009)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -2630.302 -> -2640.580
Begin: GigaOpt TNS recovery
Info: 0 don't touch net , 1 undriven net excluded from IPO operation.
Info: 20 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 22 clock nets excluded from IPO operation.
*info: 22 clock nets excluded
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 9 no-driver nets excluded.
*info: 20 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.499 TNS Slack -2640.680 Density 67.07
Active Path Group: reg2reg
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.499| -1.499|-1428.178|-2640.680| 67.07%| 0:00:00.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[893]/D |
| -1.499| -1.499|-1426.905|-2639.620| 67.13%| 0:00:17.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[893]/D |
| -1.499| -1.499|-1425.724|-2638.483| 67.15%| 0:00:09.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[647]/D |
| -1.499| -1.499|-1425.718|-2638.477| 67.15%| 0:00:00.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[647]/D |
| -1.499| -1.499|-1424.568|-2637.340| 67.16%| 0:00:05.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[191]/D |
| -1.499| -1.499|-1424.356|-2637.134| 67.17%| 0:00:03.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[433]/D |
| -1.499| -1.499|-1424.280|-2637.059| 67.17%| 0:00:01.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[433]/D |
| -1.499| -1.499|-1424.189|-2636.990| 67.17%| 0:00:02.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[921]/D |
| -1.499| -1.499|-1424.188|-2636.990| 67.17%| 0:00:00.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[921]/D |
| -1.499| -1.499|-1424.158|-2636.960| 67.18%| 0:00:01.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[90]/D |
| -1.499| -1.499|-1424.097|-2636.916| 67.19%| 0:00:02.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[257]/D |
| -1.499| -1.499|-1424.086|-2636.906| 67.19%| 0:00:00.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[390]/D |
| -1.499| -1.499|-1424.043|-2636.869| 67.19%| 0:00:02.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[108]/D |
| -1.499| -1.499|-1424.038|-2636.865| 67.19%| 0:00:01.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[41]/D |
| -1.499| -1.499|-1423.917|-2636.755| 67.19%| 0:00:00.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[42]/D |
| -1.499| -1.499|-1423.888|-2636.853| 67.19%| 0:00:00.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[34]/D |
| -1.499| -1.499|-1423.883|-2636.858| 67.20%| 0:00:00.0| 1895.7M|
Worst| reg2reg| pdtop_count_reg[269]/SI |
| -1.499| -1.499|-1423.743|-2637.000| 67.19%| 0:00:02.0| 1898.8M|
Worst| reg2reg| pdtop_count_reg[133]/SI |
| -1.499| -1.499|-1423.700|-2637.271| 67.19%| 0:00:00.0| 1900.5M|
Worst| reg2reg| pdtop_count_reg[133]/SI |
| -1.499| -1.499|-1423.671|-2637.349| 67.19%| 0:00:01.0| 1900.5M|
Worst| reg2reg| pdtop_count_reg[523]/SI |
| -1.499| -1.499|-1423.624|-2637.618| 67.19%| 0:00:00.0| 1900.5M|
Worst| reg2reg| pdtop_count_reg[523]/SI |
| -1.499| -1.499|-1423.502|-2637.963| 67.19%| 0:00:01.0| 1900.5M|
Worst| reg2reg| pdtop_count_reg[29]/SI |
| -1.499| -1.499|-1423.473|-2638.008| 67.19%| 0:00:01.0| 1900.5M|
Worst| reg2reg| pdtop_count_reg[403]/SI |
| -1.499| -1.499|-1423.473|-2638.008| 67.19%| 0:00:00.0| 1900.5M|
Worst| reg2reg| pdtop_count_reg[893]/D |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
*** Finish Core Optimize Step (cpu=0:00:47.7 real=0:00:48.0 mem=1900.5M) ***
Active Path Group: default
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.458| -1.499|-1298.380|-2638.008| 67.19%| 0:00:00.0| 1900.5M|
Worst| default| count[76] |
| -1.458| -1.499|-1297.909|-2637.955| 67.19%| 0:00:02.0| 1900.5M|
Worst| default| count[212] |
| -1.458| -1.499|-1297.649|-2637.844| 67.20%| 0:00:02.0| 1900.5M|
Worst| default| count[353] |
| -1.458| -1.499|-1296.875|-2637.397| 67.19%| 0:00:04.0| 1900.5M|
Worst| default| count[87] |
| -1.458| -1.499|-1296.867|-2637.465| 67.19%| 0:00:00.0| 1900.5M|
Worst| default| count[87] |
| -1.458| -1.499|-1296.425|-2637.660| 67.19%| 0:00:04.0| 1900.5M|
Worst| default| count[127] |
| -1.458| -1.499|-1295.931|-2637.399| 67.19%| 0:00:06.0| 1900.5M|
Worst| default| count[500] |
| -1.458| -1.499|-1295.904|-2637.372| 67.19%| 0:00:00.0| 1900.5M|
Worst| default| count[500] |
| -1.458| -1.499|-1295.888|-2637.356| 67.19%| 0:00:00.0| 1900.5M|
Worst| default| count[500] |
| -1.458| -1.499|-1295.471|-2637.091| 67.19%| 0:00:06.0| 1900.5M|
Worst| default| count[318] |
| -1.458| -1.499|-1295.462|-2637.082| 67.19%| 0:00:00.0| 1900.5M|
Worst| default| count[318] |
| -1.458| -1.499|-1295.408|-2637.028| 67.19%| 0:00:03.0| 1900.5M|
Worst| default| count[600] |
| -1.458| -1.499|-1295.400|-2637.019| 67.19%| 0:00:00.0| 1900.5M|
Worst| default| count[600] |
| -1.458| -1.499|-1295.014|-2636.634| 67.19%| 0:00:02.0| 1900.5M|
Worst| default| count[168] |
| -1.458| -1.499|-1294.634|-2636.497| 67.18%| 0:00:06.0| 1900.5M|
Worst| default| count[903] |
| -1.458| -1.499|-1294.620|-2636.482| 67.18%| 0:00:00.0| 1900.5M|
Worst| default| count[903] |
| -1.458| -1.499|-1294.579|-2636.442| 67.18%| 0:00:01.0| 1900.5M|
Worst| default| count[903] |
| -1.458| -1.499|-1294.292|-2636.451| 67.17%| 0:00:05.0| 1900.5M|
Worst| default| count[730] |
| -1.458| -1.499|-1294.175|-2637.304| 67.17%| 0:00:04.0| 1900.5M|
Worst| default| count[266] |
| -1.458| -1.499|-1294.143|-2637.273| 67.17%| 0:00:01.0| 1900.5M|
Worst| default| count[841] |
| -1.458| -1.499|-1294.112|-2637.241| 67.17%| 0:00:00.0| 1900.5M|
Worst| default| count[994] |
| -1.458| -1.499|-1294.078|-2637.207| 67.17%| 0:00:00.0| 1900.5M|
Worst| default| count[74] |
| -1.458| -1.499|-1294.033|-2637.165| 67.17%| 0:00:01.0| 1900.5M|
Worst| default| count[67] |
| -1.458| -1.500|-1293.965|-2637.096| 67.17%| 0:00:01.0| 1900.5M|
Worst| default| count[663] |
| -1.458| -1.500|-1293.191|-2637.096| 67.17%| 0:00:01.0| 1900.5M|
Worst| default| pdtop_count_reg[462]/D |
| -1.458| -1.500|-1288.651|-2637.094| 67.17%| 0:00:01.0| 1900.5M|
Worst| default| pdtop_count_reg[462]/D |
| -1.458| -1.500|-1286.215|-2637.094| 67.17%| 0:00:00.0| 1900.5M|
Worst| default| pdtop_count_reg[462]/D |
| -1.458| -1.500|-1214.316|-2637.094| 67.16%| 0:00:01.0| 1919.6M|
Worst| default| pdtop_count_reg[462]/D |
| -1.458| -1.500|-1213.600|-2637.585| 67.16%| 0:00:02.0| 1919.6M|
Worst| default| pdtop_count_reg[847]/RN |
| -1.458| -1.500|-1213.104|-2637.584| 67.17%| 0:00:01.0| 1919.6M|
Worst| default| pdtop_count_reg[847]/RN |
| -1.458| -1.500|-1212.882|-2637.585| 67.17%| 0:00:00.0| 1919.6M|
Worst| default| pdtop_count_reg[847]/RN |
| -1.458| -1.500|-1212.496|-2637.573| 67.18%| 0:00:01.0| 1919.6M|
Worst| default| pdtop_count_reg[64]/RN |
| -1.458| -1.500|-1212.418|-2637.568| 67.19%| 0:00:00.0| 1919.6M|
Worst| default| pdtop_count_reg[64]/RN |
| -1.458| -1.500|-1212.307|-2637.542| 67.20%| 0:00:02.0| 1919.6M|
Worst| default| pdtop_count_reg[266]/D |
| -1.458| -1.500|-1212.302|-2637.545| 67.19%| 0:00:00.0| 1919.6M|
Worst| default| pdtop_count_reg[987]/D |
| -1.458| -1.500|-1212.302|-2637.545| 67.19%| 0:00:00.0| 1919.6M|
Worst| default| count[76] |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
*** Finish Core Optimize Step (cpu=0:00:57.6 real=0:00:57.0 mem=1919.6M) ***
*** Finished Optimize Step Cumulative (cpu=0:01:45 real=0:01:45 mem=1919.6M) ***
** GigaOpt Optimizer WNS Slack -1.500 TNS Slack -2637.545 Density 67.19
*** Starting refinePlace (1:57:35 mem=1919.6M) ***
Total net bbox length = 5.545e+05 (3.827e+05 1.718e+05) (ext = 2.479e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1919.6MB
Summary Report:
Instances move: 0 (out of 15260 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 5.545e+05 (3.827e+05 1.718e+05) (ext = 2.479e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1919.6MB
*** Finished refinePlace (1:57:35 mem=1919.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1919.6M) ***
*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1919.6M) ***
** GigaOpt Optimizer WNS Slack -1.500 TNS Slack -2637.553 Density 67.65
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 22 constrained nets
**** End NDR-Layer Usage Statistics ****
*** Finish post-CTS Setup Fixing (cpu=0:01:47 real=0:01:46 mem=1919.6M) ***
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 3.106%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 0 don't touch net , 1 undriven net excluded from IPO operation.
Info: 20 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 22 clock nets excluded from IPO operation.
*info: 22 clock nets excluded
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 9 no-driver nets excluded.
*info: 20 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.500 TNS Slack -2637.553 Density 67.65
Active Path Group: reg2reg
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.500| -1.500|-1426.998|-2637.553| 67.65%| 0:00:00.0| 1919.6M|
Worst| reg2reg| pdtop_count_reg[893]/D |
| -1.500| -1.500|-1426.998|-2637.553| 67.65%| 0:00:01.0| 1919.6M|
Worst| reg2reg| pdtop_count_reg[135]/D |
| -1.500| -1.500|-1426.998|-2637.553| 67.65%| 0:00:00.0| 1919.6M|
Worst| reg2reg| pdtop_count_reg[4]/D |
| -1.500| -1.500|-1426.998|-2637.553| 67.65%| 0:00:00.0| 1919.6M|
Worst| reg2reg| pdtop_count_reg[477]/SI |
| -1.500| -1.500|-1426.998|-2637.553| 67.65%| 0:00:00.0| 1919.6M|
Worst| reg2reg| pdtop_count_reg[893]/D |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=1919.6M) ***
Active Path Group: default
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| WNS | All WNS | TNS | All TNS | Density | Real | Mem |Worst
View|Pathgroup| End Point |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
| -1.458| -1.500|-1212.310|-2637.553| 67.65%| 0:00:00.0| 1919.6M|
Worst| default| count[76] |
| -1.458| -1.500|-1212.310|-2637.553| 67.65%| 0:00:01.0| 1919.6M|
Worst| default| count[903] |
| -1.458| -1.500|-1212.310|-2637.553| 67.65%| 0:00:00.0| 1919.6M|
Worst| default| count[39] |
| -1.458| -1.500|-1212.310|-2637.553| 67.65%| 0:00:00.0| 1919.6M|
Worst| default| count[76] |
+--------+---------+---------+---------+----------+------------+--------+----------
+---------+--------------------------+
*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1919.6M) ***
*** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:02.0 mem=1919.6M)
***
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 22 constrained nets
**** End NDR-Layer Usage Statistics ****
*** Finish post-CTS Setup Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=1919.6M) ***
End: GigaOpt Optimization in post-eco TNS mode
#optDebug: fT-D <X 1 0 0 0>
Active setup views:
Worst
Dominating endpoints: 0
Dominating TNS: -0.000
Extraction called for design 'topdesign' of instances=18579 and nets=15631 using
extraction engine 'preRoute' .
**WARN: (IMPEXT-3530): The process node is not set. Use the command setDesignMode
-process <process node> prior to extraction for maximum accuracy and optimal
automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design topdesign.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197): The Cap table file is not specified. This will result in
lower parasitic accuracy when using preRoute extraction or postRoute extraction
with effort level 'low'. It is recommended to generate the Cap table file using the
'generateCapTbl' command and specify it before extraction using
'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
RC Corner Indexes 0
Capacitance Scaling Factor : 1.00000
Resistance Scaling Factor : 1.00000
Clock Cap. Scaling Factor : 1.00000
Clock Res. Scaling Factor : 1.00000
Shrink Factor : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1 Real Time: 0:00:00.0 MEM:
1870.047M)
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true'
which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR : 0
[NR-eGR] minRouteLayer : 2
[NR-eGR] maxRouteLayer : 127
[NR-eGR] numTracksPerClockWire : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=1320 numPGBlocks=163711 numBumpBlks=0
numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 20 numPreroutedWires = 6123
[NR-eGR] Read numTotalNets=15615 numIgnoredNets=20
[NR-eGR] There are 2 clock nets ( 2 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 15593
[NR-eGR] id=0 ndrTrackId=0 ndrViaId=-1 extraSpace=0 numShields=0
maxHorDemand=1 maxVerDemand=1
[NR-eGR] Pitch: L1=480 L2=580 L3=580 L4=580 L5=580 L6=580 L7=580 L8=1740
L9=1740
[NR-eGR] Rule id 1. Nets 2
[NR-eGR] id=1 ndrTrackId=0 ndrViaId=-1 extraSpace=0 numShields=0
maxHorDemand=3 maxVerDemand=3
[NR-eGR] Pitch: L1=480 L2=580 L3=580 L4=1680 L5=1680 L6=580 L7=580 L8=1740
L9=1740
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 15595 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.07% V. EstWL:
5.702485e+05um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.09% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.13% V
[NR-eGR] End Peak syMemory usage = 1870.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.37 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] | | max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized | 0.00 | 0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized
total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: topdesign
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1868.05)
**WARN: (IMPMSMV-1810): Net FE_PHN15892_m, driver FE_PHC15892_m/Y voltage 0 does
not match reveiver pd1/B0_I1/m voltage 3.3.
**WARN: (IMPMSMV-1810): Net FE_OFN14721_rst, driver FE_OFC4992_rst/Y voltage 0 does
not match reveiver pd1/B0_I1/rst voltage 3.3.
Total number of fetched objects 15622
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1884.51 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1884.51 CPU=0:00:02.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=1:57:45
mem=1884.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:11:38, real = 0:11:40, mem = 1473.0M, totSessionCpu=1:57:45
**
------------------------------------------------------------
optDesign Final Summary
------------------------------------------------------------
Setup views included:
Worst
+--------------------+---------+---------+---------+
| Setup mode | all | reg2reg | default |
+--------------------+---------+---------+---------+
| WNS (ns):| -1.500 | -1.500 | -1.458 |
| TNS (ns):| -2637.5 | -1426.9 | -1212.4 |
| Violating Paths:| 2253 | 1138 | 1172 |
| All Paths:| 5120 | 2046 | 4097 |
+--------------------+---------+---------+---------+
+----------------+-------------------------------+------------------+
| | Real | Total |
| DRVs +------------------+------------+------------------|
| | Nr nets(terms) | Worst Vio | Nr nets(terms) |
+----------------+------------------+------------+------------------+
| max_cap | 0 (0) | 0.000 | 0 (0) |
| max_tran | 8 (20) | -0.049 | 8 (23) |
| max_fanout | 0 (0) | 0 | 0 (0) |
| max_length | 0 (0) | 0 | 0 (0) |
+----------------+------------------+------------+------------------+
Density: 67.651%
Routing Overflow: 0.00% H and 0.13% V
------------------------------------------------------------
**optDesign ... cpu = 0:11:39, real = 0:11:41, mem = 1473.2M, totSessionCpu=1:57:46
**
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with
no row.
You might also like
- Physical Design CompleteDocument303 pagesPhysical Design CompleteReddicool89100% (49)
- Cisco CCNA Command Guide: An Introductory Guide for CCNA & Computer Networking Beginners: Computer Networking, #3From EverandCisco CCNA Command Guide: An Introductory Guide for CCNA & Computer Networking Beginners: Computer Networking, #3Rating: 4 out of 5 stars4/5 (1)
- DC v2016.12-SP3 Lab Setup Checks: 1. UNIX% CP - R Lab5 Test - Lab5 CD Test - Lab5 DC - Shell - TopoDocument3 pagesDC v2016.12-SP3 Lab Setup Checks: 1. UNIX% CP - R Lab5 Test - Lab5 CD Test - Lab5 DC - Shell - TopomanojkumarNo ratings yet
- Physical Design Is Physical Implementation of DesignDocument30 pagesPhysical Design Is Physical Implementation of DesignRaghuNo ratings yet
- Static Timing AnalysisDocument3 pagesStatic Timing AnalysisHimanshu GomeNo ratings yet
- PD FlowDocument8 pagesPD FlowChandrashekarNo ratings yet
- PD Flow: B.Duraimurugan Trainee Team Hawkeye Vicanpro TechnoogiesDocument61 pagesPD Flow: B.Duraimurugan Trainee Team Hawkeye Vicanpro TechnoogiessrajeceNo ratings yet
- QA - Copy - Copy2Document12 pagesQA - Copy - Copy2Physical DesignNo ratings yet
- Timing AnalysisDocument3 pagesTiming Analysisgenx142No ratings yet
- Digital Physical Design: Hierarchical and Low Power Implementation FlowsDocument37 pagesDigital Physical Design: Hierarchical and Low Power Implementation Flowsprakashthamankar100% (2)
- TCL 1 2015.00 LGDocument37 pagesTCL 1 2015.00 LGSandeepNo ratings yet
- Ex 11Document10 pagesEx 11Siam HasanNo ratings yet
- Synthesis AmolBokeDocument24 pagesSynthesis AmolBokeAmol BokeNo ratings yet
- Module 3 Extraction Timing Analysis Optmization and CTSDocument7 pagesModule 3 Extraction Timing Analysis Optmization and CTSVenkateshNo ratings yet
- Week 5Document71 pagesWeek 5apoorvaNo ratings yet
- Module 8 Running The ECO Flow PDFDocument2 pagesModule 8 Running The ECO Flow PDFveeruNo ratings yet
- Clock Tree Synthesis: Presented By: Apoorva Jinal Yesha SusmitaDocument30 pagesClock Tree Synthesis: Presented By: Apoorva Jinal Yesha SusmitaapoorvaNo ratings yet
- TCL 3 2015.00 LG 01Document16 pagesTCL 3 2015.00 LG 01kehrenNo ratings yet
- Static Timing Analysis FactsDocument2 pagesStatic Timing Analysis FactsNaveen SilveriNo ratings yet
- PD InputsDocument3 pagesPD InputsShwethNo ratings yet
- #STA #Constraint #Set Clock Groups #Static Timing AnalysisDocument3 pages#STA #Constraint #Set Clock Groups #Static Timing AnalysisFeroz AhmedNo ratings yet
- Clock Setup and Hold Slack ExplainedDocument11 pagesClock Setup and Hold Slack Explainedmyforforum0% (1)
- PrimeTime 2011 Webinar-Advanced OCVDocument32 pagesPrimeTime 2011 Webinar-Advanced OCVSourabh Aditya SwarnkarNo ratings yet
- SET-1: Answer To The Interview QuestionsDocument9 pagesSET-1: Answer To The Interview QuestionsChinmay SharmaNo ratings yet
- File FormatsDocument24 pagesFile Formatssravan100% (1)
- AOCVDocument9 pagesAOCVcherry987100% (1)
- On Chip VariationDocument29 pagesOn Chip Variationgpraveenroy100% (1)
- Chip Finish Icc TCLDocument5 pagesChip Finish Icc TCLgenx142No ratings yet
- What Is Timing Analysis PDFDocument62 pagesWhat Is Timing Analysis PDFShwethNo ratings yet
- WINSEM2016-17 ECE5014 ETH 1883 13-FEB-2017 RM001 Synthesis Basics Lecture1Document17 pagesWINSEM2016-17 ECE5014 ETH 1883 13-FEB-2017 RM001 Synthesis Basics Lecture1ArunNo ratings yet
- Fundamental STADocument47 pagesFundamental STAsatNo ratings yet
- PTISTA SG Unit 06.exceptionsDocument24 pagesPTISTA SG Unit 06.exceptionsAnonymous CTRhtz94No ratings yet
- Digital VLSI Design Timing Analysis: Semester B, 2021-22 Lecturer: Zvika Webb 21 March 2022Document86 pagesDigital VLSI Design Timing Analysis: Semester B, 2021-22 Lecturer: Zvika Webb 21 March 2022Shay Samia100% (1)
- ICC2Design Planning01initial - DPDocument22 pagesICC2Design Planning01initial - DPRAZNo ratings yet
- PrimeTime AdvancedOCV WPDocument9 pagesPrimeTime AdvancedOCV WPPraful GaikwadNo ratings yet
- What Is Time Borrowing: Latches Exhibit The Property of Being Transparent When Clock IsDocument7 pagesWhat Is Time Borrowing: Latches Exhibit The Property of Being Transparent When Clock IsSiddarth BishtNo ratings yet
- Physical DesignDocument96 pagesPhysical Designsubha mounikaNo ratings yet
- Prime Time FeaturesDocument15 pagesPrime Time FeaturesPruthwish PatelNo ratings yet
- Crosstalk AnalysisDocument26 pagesCrosstalk AnalysisVinit PatelNo ratings yet
- 11 Robust VerificationDocument41 pages11 Robust VerificationKiên Lê HữuNo ratings yet
- ASIC Design TypesDocument28 pagesASIC Design TypesShwethNo ratings yet
- Extensive Application Notes On Clocks in PrimetimeDocument39 pagesExtensive Application Notes On Clocks in PrimetimevikkisachdevaNo ratings yet
- Time Borrowing and Time Stealing - TimingDocument10 pagesTime Borrowing and Time Stealing - TimingArunNo ratings yet
- TCL 2 2015.00 LG 03Document8 pagesTCL 2 2015.00 LG 03kehrenNo ratings yet
- 6 Prime TimeDocument42 pages6 Prime Timeijalab1No ratings yet
- RC ReportDocument8 pagesRC Reportnishantsoni90100% (1)
- Timing Closure Using LatchesDocument3 pagesTiming Closure Using Latchesasic_masterNo ratings yet
- ICC 201012 LG 06 FinishingDocument14 pagesICC 201012 LG 06 FinishingAparna TiwariNo ratings yet
- Min Period Violation in Vlsi - Google Search PDFDocument1 pageMin Period Violation in Vlsi - Google Search PDFManjesh Gowda0% (1)
- TCL 2 2015.00 LG 04Document8 pagesTCL 2 2015.00 LG 04kehrenNo ratings yet
- 4.fixing Hold Time Violations by Inserting Delay at The Data Path EndpointDocument3 pages4.fixing Hold Time Violations by Inserting Delay at The Data Path EndpointmanojkumarNo ratings yet
- Placement Aware Clock Gate Cloning and Redistribution Methodology PDFDocument4 pagesPlacement Aware Clock Gate Cloning and Redistribution Methodology PDFHarish Kumar100% (1)
- Multicycle Path Between Two Clock DomainsDocument17 pagesMulticycle Path Between Two Clock DomainsGopakumar GNo ratings yet
- Getdb CommandsDocument2 pagesGetdb CommandsAgnathavasiNo ratings yet
- Setup and Hold Time Violation Static Timing Analysis (STA) Basic (Part 3b) VLSI ConceptsDocument14 pagesSetup and Hold Time Violation Static Timing Analysis (STA) Basic (Part 3b) VLSI ConceptsĐứcĐỗNo ratings yet
- Notes9 STA and Clock TreeDocument7 pagesNotes9 STA and Clock TreeBandari PavanNo ratings yet
- Metal Fill: - Ashutosh Kulkarni Project EngineerDocument20 pagesMetal Fill: - Ashutosh Kulkarni Project EngineerUtkarsh AgrawalNo ratings yet
- Useful SkewDocument2 pagesUseful SkewPratik ProNo ratings yet
- Standard Cell CharacterizationDocument11 pagesStandard Cell CharacterizationLakshmanNo ratings yet
- Clock Gating Circuits PDFDocument4 pagesClock Gating Circuits PDFTej Pal Singh100% (1)
- Optcts HoldDocument7 pagesOptcts HoldsrajeceNo ratings yet
- Example TCL Script To Extract Timing Information From A Report - Timing ReportDocument5 pagesExample TCL Script To Extract Timing Information From A Report - Timing Reportsrajece100% (1)
- We Can Prove Success Through Quality ServiceDocument15 pagesWe Can Prove Success Through Quality ServicesrajeceNo ratings yet
- Report PowerDocument4 pagesReport PowersrajeceNo ratings yet
- Optcts HoldDocument7 pagesOptcts HoldsrajeceNo ratings yet
- Timedesign Postcts Hold1Document1 pageTimedesign Postcts Hold1srajeceNo ratings yet
- Macro Placement Depend OnDocument1 pageMacro Placement Depend OnsrajeceNo ratings yet
- SynthesisDocument18 pagesSynthesissrajeceNo ratings yet
- Cts SummaryDocument1 pageCts SummarysrajeceNo ratings yet
- Path Base Analysis: BY Mahesh.I Hawkeye TeamDocument11 pagesPath Base Analysis: BY Mahesh.I Hawkeye TeamsrajeceNo ratings yet
- File Read/writeDocument4 pagesFile Read/writesrajeceNo ratings yet
- DefinitionDocument1 pageDefinitionsrajeceNo ratings yet
- We Can Prove Success Through Quality ServiceDocument13 pagesWe Can Prove Success Through Quality ServicesrajeceNo ratings yet
- Input Files RequiredDocument3 pagesInput Files RequiredsrajeceNo ratings yet
- Special Cells Required For Multi-Voltage Design - Magic Blue SmokeDocument8 pagesSpecial Cells Required For Multi-Voltage Design - Magic Blue SmokesrajeceNo ratings yet
- Global RoutingDocument1 pageGlobal RoutingsrajeceNo ratings yet
- Antenna Effect: Guideline StandardsDocument9 pagesAntenna Effect: Guideline StandardssrajeceNo ratings yet
- PD Freshers - PD Interview Questions and Answers - Part 1 PDFDocument12 pagesPD Freshers - PD Interview Questions and Answers - Part 1 PDFsrajece0% (1)
- 1.define Placement in Physical Design?Document7 pages1.define Placement in Physical Design?srajeceNo ratings yet
- Logic Synthesis, Part 2: Xuan Silvia' ZhangDocument21 pagesLogic Synthesis, Part 2: Xuan Silvia' ZhangsrajeceNo ratings yet
- VLSI Guide: Floor Planning and Power Planning Interview QuestionsDocument24 pagesVLSI Guide: Floor Planning and Power Planning Interview QuestionssrajeceNo ratings yet
- Digital VLSI Design Lecture 3: Logic Synthesis: Semester A, 2018-19 Lecturer: Dr. Adam TemanDocument47 pagesDigital VLSI Design Lecture 3: Logic Synthesis: Semester A, 2018-19 Lecturer: Dr. Adam TemansrajeceNo ratings yet
- VLSIPDDesignDocument8 pagesVLSIPDDesignsrajeceNo ratings yet
- Latchup in Circuit PDFDocument20 pagesLatchup in Circuit PDFsrajeceNo ratings yet
- It Is A Process To Convert RTL Code Into Design ImplementationDocument5 pagesIt Is A Process To Convert RTL Code Into Design Implementationsrajece100% (1)
- Synthesis Interview Questions. - Technology@TdzireDocument6 pagesSynthesis Interview Questions. - Technology@TdziresrajeceNo ratings yet
- Morse CodeDocument9 pagesMorse CodeKashif FurkanNo ratings yet
- Datasheet Flatpack2 48 - 2000 PDFDocument2 pagesDatasheet Flatpack2 48 - 2000 PDFlucien altidorNo ratings yet
- r48 1800Document2 pagesr48 1800ngmtu678100% (1)
- Lưới Điện Trung Áp (22KV)Document1 pageLưới Điện Trung Áp (22KV)Mai LinhNo ratings yet
- Microprocessors and MicrocomputersDocument5 pagesMicroprocessors and MicrocomputersAndreas Pitziolis100% (1)
- Syllabus UOMDocument9 pagesSyllabus UOMKhemraj MahadewNo ratings yet
- SMPS-124 / 242 Din Rail Mounted Battery Chargers: Technical SpecificationsDocument2 pagesSMPS-124 / 242 Din Rail Mounted Battery Chargers: Technical SpecificationsJohn Garnet0% (1)
- Smart QuillDocument28 pagesSmart QuillBadal KumarNo ratings yet
- Interview Questions For DFTDocument3 pagesInterview Questions For DFTsumitzz4737100% (3)
- Using EXPOSE - Audio Quality Control ApplicationDocument21 pagesUsing EXPOSE - Audio Quality Control Applicationmiles vmwNo ratings yet
- Pcs-Unit-Ii MCQDocument6 pagesPcs-Unit-Ii MCQDPL SataraNo ratings yet
- PMS Scope of WorksDocument4 pagesPMS Scope of WorksreyNo ratings yet
- A Low-Cost Surface Mount PIN Diode π Attenuator PDFDocument8 pagesA Low-Cost Surface Mount PIN Diode π Attenuator PDFerdemsecenNo ratings yet
- l32w665 PDFDocument83 pagesl32w665 PDFDavid Gustavo Garcia LemusNo ratings yet
- 1.gate Ece (1991-2010) - Unsolved With KeyDocument549 pages1.gate Ece (1991-2010) - Unsolved With KeyKavya MamillaNo ratings yet
- D15R D65RDocument2 pagesD15R D65RNoname_user989No ratings yet
- Gold Seal Series Public Address Amplifiers: Models GS250D & GS150DDocument2 pagesGold Seal Series Public Address Amplifiers: Models GS250D & GS150DTina EvansNo ratings yet
- AMXW-5800-14B (5725 - 5850 MHZ Directional Wall Mount Flat Patch Panel Antenna)Document1 pageAMXW-5800-14B (5725 - 5850 MHZ Directional Wall Mount Flat Patch Panel Antenna)cuonglanchiNo ratings yet
- L9177Document49 pagesL9177Anonymous 4IEjoc100% (1)
- 2 Equivalent Circuits of Power TransformersDocument56 pages2 Equivalent Circuits of Power TransformersShahzad BhattiNo ratings yet
- Multimeter: Number NSNDocument52 pagesMultimeter: Number NSNXptoleo LeoNo ratings yet
- SX80 Process Controller: DescriptionDocument3 pagesSX80 Process Controller: DescriptionMário CoutoNo ratings yet
- Mcr8Sd, Mcr8Sm, Mcr8Sn Sensitive Gate Silicon Controlled RectifiersDocument9 pagesMcr8Sd, Mcr8Sm, Mcr8Sn Sensitive Gate Silicon Controlled RectifiersPedro BancayanNo ratings yet
- QJ71E71 ManualDocument504 pagesQJ71E71 Manualwang Chen YuNo ratings yet
- Computer Hardware ConceptDocument47 pagesComputer Hardware ConceptNANDAN JAISWALNo ratings yet
- 1447420587-Power Engineering Eng 5-6Document2 pages1447420587-Power Engineering Eng 5-6icaanmpzNo ratings yet
- Lab Report (PCB)Document11 pagesLab Report (PCB)pycoder785No ratings yet
- .Follower Robotic Cart Using Ultrasonic SensorDocument4 pages.Follower Robotic Cart Using Ultrasonic SensorArvin LanceNo ratings yet
- Silicon Photonic Integrated Circuits: University of California, Santa BarbaraDocument45 pagesSilicon Photonic Integrated Circuits: University of California, Santa BarbaraMmkcNo ratings yet