74F280 9-Bit Parity Generator/Checker

April 1988
Revised September 2000

74F280
9-Bit Parity Generator/Checker
General Description
The F280 is a high-speed parity generator/checker that
accepts nine bits of input data and detects whether an
even or an odd number of these inputs is HIGH. If an even
number of inputs is HIGH, the Sum Even output is HIGH. If
an odd number is HIGH, the Sum Even output is LOW. The
Sum Odd output is the complement of the Sum Even out-
put.

Ordering Code:
Order Number Package Number Package Description
74F280SC M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F280SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F280PC N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Logic Symbols Connection Diagram

IEEE/IEC

© 2000 Fairchild Semiconductor Corporation DS009512 www.fairchildsemi.com

74F280
Unit Loading/Fan Out
U.L. Input IIH/IIL
Pin Names Description
HIGH/LOW Output IOH/IOL
I0–I8 Data Inputs 1.0/1.0 20 µA/−0.6 mA
∑O Odd Parity Output 50/33.3 −1 mA/20 mA
∑E Even Parity Output 50/33.3 −1 mA/20 mA

Truth Table
Number of Outputs
HIGH Inputs
∑ Even ∑ Odd
I0–I8
0, 2, 4, 6, 8 H L
1, 3, 5, 7, 9 L H
H = HIGH Voltage Level
L = LOW Voltage Level

Logic Diagram

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

www.fairchildsemi.com 2
 74F280
Absolute Maximum Ratings(Note 1) Recommended Operating
Storage Temperature −65°C to +150°C Conditions
Ambient Temperature under Bias −55°C to +125°C Free Air Ambient Temperature 0°C to +70°C
Junction Temperature under Bias −55°C to +150°C Supply Voltage +4.5V to +5.5V
VCC Pin Potential to Ground Pin −0.5V to +7.0V
Input Voltage (Note 2) −0.5V to +7.0V
Input Current (Note 2) −30 mA to +5.0 mA
Voltage Applied to Output
in HIGH State (with VCC = 0V)
Standard Output −0.5V to VCC Note 1: Absolute maximum ratings are values beyond which the device
may be damaged or have its useful life impaired. Functional operation
3-STATE Output −0.5V to +5.5V
under these conditions is not implied.
Current Applied to Output Note 2: Either voltage limit or current limit is sufficient to protect inputs.
in LOW State (Max) twice the rated IOL (mA)
ESD Last Passing Voltage (Min) 4000V

DC Electrical Characteristics
Symbol Parameter Min Typ Max Units VCC Conditions
VIH Input HIGH Voltage 2.0 V Recognized as a HIGH Signal
VIL Input LOW Voltage 0.8 V Recognized as a LOW Signal
VCD Input Clamp Diode Voltage −1.2 V Min IIN = −18 mA
VOH Output HIGH 10% VCC 2.5 V Min IOH = −1 mA
Voltage 5% VCC 2.7 IOH = −1 mA
VOL Output LOW Voltage 10% VCC 0.5 V Min IOL = 20 mA
IIH Input HIGH
5.0 µA Max VIN = 2.7V
Current
IBVI Input HIGH Current
7.0 µA Max VIN = 7.0V
Breakdown Test
ICEX Output HIGH
50 µA Max VOUT = VCC
Leakage Current
VID Input Leakage IID = 1.9 µA
4.75 V 0.0
Test All Other Pins Grounded
IOD Output Leakage VIOD = 150 mV
3.75 µA 0.0
Circuit Current All Other Pins Grounded
IIL Input LOW Current −0.6 mA Max VIN = 0.5V
IOS Output Short-Circuit Current −60 −150 mA Max VOUT = 0V
ICCH Power Supply Current 25 38 mA Max VO = HIGH

AC Electrical Characteristics
TA = +25°C TA = −55°C to +125°C TA = 0°C to +70°C
VCC = +5.0V VCC = 5.0V VCC = 5.0V
Symbol Parameter Units
CL = 50 pF CL = 50 pF CL = 50 pF
Min Typ Max Min Max Min Max
tPLH Propagation Delay 6.5 10.0 15.0 6.5 20.0 6.5 16.0
ns
tPHL In to ∑E 6.5 11.0 16.0 6.5 21.0 6.5 17.0
tPLH Propagation Delay 6.0 10.0 15.0 5.0 20.0 6.0 16.0
ns
tPHL In to ∑O 6.5 11.0 16.0 6.5 21.0 6.5 17.0

3 www.fairchildsemi.com
74F280
Physical Dimensions inches (millimeters) unless otherwise noted

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
Package Number M14A

www.fairchildsemi.com 4
 74F280
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M14D

5 www.fairchildsemi.com
74F280 9-Bit Parity Generator/Checker
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support
which, (a) are intended for surgical implant into the device or system whose failure to perform can be rea-
body, or (b) support or sustain life, and (c) whose failure sonably expected to cause the failure of the life support
to perform when properly used in accordance with device or system, or to affect its safety or effectiveness.
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the www.fairchildsemi.com
user.

www.fairchildsemi.com 6