7404 - Inversor Gates
7404 - Inversor Gates
7404 - Inversor Gates
August 1986
Revised February 2000
DM7404
Hex Inverting Gates
General Description
This device contains six independent gates each of which
performs the logic INVERT function.
Ordering Code:
Order Number Package Number Package Description
DM7404M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM7404N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)
Typ
Symbol Parameter Conditions Min Max Units
(Note 2)
VI Input Clamp Voltage VCC = Min, II = −12 mA −1.5 V
VOH HIGH Level VCC = Min, IOH = Max
2.4 3.4 V
Output Voltage VIL = Max
VOL LOW Level VCC = Min, IOL = Max
0.2 0.4 V
Output Voltage VIH = Min
II Input Current @ Max Input Voltage VCC = Max, VI = 5.5V 1 mA
IIH HIGH Level Input Current VCC = Max, VI = 2.4V 40 µA
IIL LOW Level Input Current VCC = Max, VI = 0.4V −1.6 mA
IOS Short Circuit Output Current VCC = Max (Note 3) −18 −55 mA
ICCH Supply Current with Outputs HIGH VCC = Max 6 12 mA
ICCL Supply Current with Outputs LOW VCC = Max 18 33 mA
Note 2: All typicals are at VCC = 5V, TA = 25°C.
Note 3: Not more than one output should be shorted at a time.
Switching Characteristics
at VCC = 5V and TA = 25°C
Symbol Parameter Conditions Min Max Units
www.fairchildsemi.com 2