ADV7280_7281_7282_7283_UG-637

ADV7280/ADV7281/ADV7282/ADV7283 Hardware
Reference Manual
UG-637
One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com
ADV7280/ADV7281/ADV7282/ADV7283 Functionality and Features

OVERVIEW
This user guide provides a detailed description of the The AGC and clamp-restore circuitry allow an input video signal
functionality and features of the ADV7280, ADV7280-M, peak-to-peak range to 1.0 V at the analog video input pin of the
ADV7281, ADV7281-M, ADV7281-MA, ADV7282, ADV728x. Alternatively, these can be bypassed for manual
ADV7282-M, and ADV7283 video decoders. Table 1 list the settings.
shorthand notations used for these decoders in this user guide. AC coupling of the input video signals provides STB protection.
The ADV7280, ADV7280-M, ADV7281, ADV7281-M, On the ADV7281, ADV7281-M, ADV7282, and ADV7282-M
ADV7281-MA, ADV7282, ADV7282-M, and ADV7283 models, short-to-battery (STB) diagnostics can be carried out on
automatically detect and convert standard composite analog two input video signals.
baseband video signals compatible with worldwide NTSC, PAL, The ADV728x is programmed via a two-wire, serial,
and SECAM standards. These video recorders accept composite bidirectional port (I2C® compatible). The ADV728x supports a
video signals (CVBS) as well as S-Video (YC) and YPbPr video number of functions including 8-bit to 6-bit down dither mode
signals, supporting a wide range of consumer and automotive video and adaptive contrast enhancement (ACE).
sources. The ADV7281, ADV7281-M, ADV7281-MA,
ADV7282, ADV7282-M, and ADV7283 models can also accept The advanced interlaced-to-progressive (I2P) function allows
pseudo differential and true differential CVBS inputs. the ADV7280, ADV7280-M, ADV7282, ADV7282-M, and
ADV7283 to convert an interlaced video input into a
The ADV728x-T models (ADV7280, ADV7281, ADV7282, and progressive video output. This function is performed without
ADV7283) convert the analog video inputs into a YCrCb 4:2:2 the need for external memory. Edge adaptive technology is used
component video data stream that is compatible with the 8-bit to minimize video defects on low angle lines.
ITU-R BT.656 interface standard.
The ADV728x is fabricated in a 1.8 V CMOS process. Its
The ADV728x-M models (ADV7280-M, ADV7281-M, monolithic CMOS construction ensures greater functionality
ADV7281-MA, and ADV7282-M) convert the analog video with lower power dissipation. The ADV728x are available in
inputs into an 8-bit YcrCb 4:2:2 video stream, and that is output −40°C to +85°C temperature range models. This makes the
over an MIPI CSI-2 interface. This MIPI CSI-2 output interface ADV728x ideal for automotive applications.
connects to a wide range of video processors and FPGAs.
See Table 6 for a descriptive list of these video decoder models.
Rev. A | Page 1 of 104

UG-637 ADV7280/ADV7281/ADV7282/ADV7283 Hardware Reference Manual
TABLE OF CONTENTS
Overview ............................................................................................ 1 Identification ............................................................................... 28
Revision History ............................................................................... 3 Status 1 ......................................................................................... 28
Using this Hardware Reference Guide ........................................... 4 Status 2 ......................................................................................... 28
Generic Shorthand Notations ..................................................... 4 Status 3 ......................................................................................... 28
Number Notations ........................................................................ 4 Autodetection Result ................................................................. 29
Register Access Conventions ...................................................... 4 Video Processor .............................................................................. 30
Acronyms and Abbreviations ..................................................... 4 SD Luma Path ............................................................................. 30
Field Function Descriptions........................................................ 5 SD Chroma Path ......................................................................... 30
Video Decoder Models .................................................................... 6 ACE, I2P, and Dither Processing Blocks ................................. 30
Video Input Pins Column ........................................................... 7 Sync Processing .......................................................................... 31
Differential AFE Column ............................................................ 7 VBI Data Recovery ..................................................................... 31
Output Format Column .............................................................. 7 General Setup .............................................................................. 31
Diagnostic Pins Column ............................................................. 7 Color Controls ............................................................................ 34
GPO Pins Column........................................................................ 7 Free-Run Operation ................................................................... 35
Sync Output Pins Column .......................................................... 7 Clamp Operation ........................................................................ 36
ACE Column ................................................................................. 7 Luma Filter .................................................................................. 37
I2P Column ................................................................................... 7 Chroma Filter.............................................................................. 40
Package Column ........................................................................... 7 Gain Operation ........................................................................... 41
Functional Block Diagrams......................................................... 8 Chroma Transient Improvement (CTI) .................................. 44
General Description ....................................................................... 11 Digital Noise Reduction (DNR) and Luma Peaking Filter ... 45
Overview of Analog Front End ................................................ 11 Comb Filters................................................................................ 46
Overview of Standard Definition Processor ........................... 11 IF Filter Compensation ............................................................. 48
Input Networks ............................................................................... 12 Adaptive Contrast Enhancement (ACE)................................. 49
Single-Ended Input Network .................................................... 12 Dither Function .......................................................................... 50
Differential Input Network ....................................................... 12 I2P Function ............................................................................... 50
Short-to-Battery Protection ...................................................... 13 Output Video Format..................................................................... 51
Short-to-Battery (STB) Diagnostics ............................................. 14 Swap Color output...................................................................... 51
Programming Diagnostic Slice Levels ..................................... 15 Output Format Control ............................................................. 51
Programming Diagnostic Interrupt ......................................... 16 ITU-R BT.656 Output .................................................................... 52
Programming INTRQ Hardware Interrupt ............................ 17 ITU-R BT.656 Output Control Registers ................................ 53
Analog Front End ........................................................................... 18 MIPI CSI-2 Tx Output ................................................................... 55
Input Configuration ................................................................... 18 Ultralow Power State.................................................................. 55
Manual Muxing Mode ............................................................... 21 I C Port Description ....................................................................... 57
2
Antialiasing Filters.......................................................................... 25 Register Maps .............................................................................. 59

Antialiasing Filter Configuration ............................................. 25 PCB Layout Recommendations.................................................... 61
Global Control Registers ............................................................... 26 Analog Interface Inputs ............................................................. 61
Power Saving Mode and Reset Control ................................... 26 Power Supply Decoupling ......................................................... 61
Global Pin Control ..................................................................... 26 VREFN and VREFP Pins .......................................................... 61
General-Purpose Output Controls .......................................... 27 Digital Outputs ........................................................................... 61
Global Status Register .................................................................... 28 Exposed Metal Pad ..................................................................... 61
Rev. A| Page 2 of 104
ADV7280/ADV7281/ADV7282/ADV7283 Hardware Reference Manual UG-637
Digital Inputs ...............................................................................61 Interrupt/VDP Sub Map Description ...................................... 90
MIPI Outputs (D0P, D0N, CLKP, CLKN) ...............................61 VPP Map Description ................................................................ 99
Power Supply Requirements ..........................................................62 CSI Map Description ................................................................100
I C Register Maps ............................................................................63
2
References ......................................................................................103
User Sub Map Description .........................................................70
User Sub Map 2 Description ......................................................88
REVISION HISTORY
9/14—Rev. 0 to Rev. A
Added ADV7283 (Throughout)...................................................... 1
Changes to Single-Ended Input Network Section and
Differential Input Network Section ..............................................12
Added Short-to-Battery Protection Section ................................13
Changes to Short-to-Battery (STB) Diagnostics Section ...........14
Changes to Table 9 and Table 11 ...................................................15
Added Programming Diagnostic Interrupt Section ...................16
Added Programming INTRQ Hardware Interrupt Section ......17
Changes to Table 27 ........................................................................26
Added Output Format Control Section and Table 75 ................51
Changes to Table 86 and Table 87 .................................................54
Changes to Analog Interface Inputs Section and Digital Outputs
Section ..............................................................................................61
Added Register 0x53 to Register 0x55; Table 106 .......................94
Changes to Register 0x5B; Table 107 ............................................99
5/14—Revision 0: Initial Version

USING THIS HARDWARE REFERENCE GUIDE

GENERIC SHORTHAND NOTATIONS REGISTER ACCESS CONVENTIONS
Table 1. Shorthand Notations Table 3. Register Access Conventions
Notation Description Mode Description
ADV728x Refers to the ADV7280, ADV7280-M, ADV7281, R/W Memory location has read and write access.
ADV7281-M, ADV7281-MA, ADV7282, ADV7282-M, R Memory location is read access only. A read
and ADV7283 models always returns 0 unless otherwise specified.
ADV728x-T Refers to the ADV7280, ADV7281, ADV7282, and W Memory location is write access only.
ADV7283 models
ADV728x-M Refers to the ADV7280-M, ADV7281-M,
ADV7281-MA, and ADV7282-M models
ACRONYMS AND ABBREVIATIONS
Table 4. Acronyms and Abbreviations
NUMBER NOTATIONS Acronym/
Abbreviation Description
Table 2. Number Notations
AA Anti-alias
Notation Description
ACE Adaptive contrast enhancement
Bit N Bits are numbered in little endian format, that is,
the least significant bit of a number is referred to ADC Analog-to-digital converter
as Bit 0. AFE Analog front end
V[X:Y] Bit field representation covering Bit X to Bit Y of a AGC Automatic gain control
value or a field (V). AIN Analog video input pin
0xNN Hexadecimal (Base 16) numbers are preceded by CMR Common-mode rejection
the prefix 0x. CVBS Composite video baseband signal
0bNN Binary (Base 2) numbers are preceded by the AVI Auxiliary video information
prefix 0b. DE Data enable
NN Decimal (Base 10) are represented using no GPO General-purpose output
additional prefixes or suffixes.
HS Horizontal synchronization
I2P Interlaced-to-progressive converter (that is,
deinterlacer)
IC Integrated circuit
I2 C Inter integrated circuit
LLC Line locked clock
LSB Least significant bit
Mbps Megabits per second
ms Millisecond
MSB Most significant bit
MIPI CSI-2 Mobile industry processor interface camera
serial interface, version 2
NC No connect
PLL Phase-locked loop
Rx Receiver
SAV Start of active video
SFL Color subcarrier frequency lock
SHA Sample-and-hold
SNR Signal-to-noise ratio
STB Short-to-battery
TTL Transistor-to-transistor level
Tx Transmitter
VBI Vertical blanking interval
VS Vertical synchronization
XTAL Crystal oscillator

FIELD FUNCTION DESCRIPTIONS In this example
Throughout this reference manual, a series of function tables • The name of the field is DIAG1_SLICE_LEVEL and it is
are provided. The function of a field is described in a table three bits long.
preceded by the bit name, a short function description, the I2C
• User Sub Map indicates which I2C map or sub map the
map, the register location within the I2C map, and a detailed
field is located in.
description of the field.
• Address 0x5D is the I2C location of the field within the I2C
The detailed description consists of:
Map or Sub Map. The address is stated in a big endian
• the values the field can take (for a readable field) format (MSB first, LSB last).
• the values the field can be set to (for a writable field)
• The address is followed by a description of the field.
Example Field Function Description
• The first column of the table lists values the field can take
This section provides an example of a field function table or can be set to. These values are in binary format if not
followed by a description of each part of the table. preceded by 0x or in hexadecimal format if preceded by 0x.
DIAG1_SLICE_LEVEL[2:0], User Sub Map, • The second column of the table describes the operation of
Address 0x5D[4:2] the field (such as DIAG1_SLICE_LEVEL) for each value
The DIAG1_SLICE_LEVEL[2:0] bits allow the user to set the the field can be set to.
diagnostic slice level for the DIAG1 pin.
Table 5. DIAG1_SLICE_LEVEL[2:0] Settings
DIAG1_SLICE_LEVEL[2:0] Diagnostic Slice Level
000 75 mV
001 225 mV
010 375 mV
011 (default) 525 mV
100 675 mV
101 825 mV
110 975 mV
111 1.125 V

VIDEO DECODER MODELS

Table 6 lists the Analog Devices, Inc., video decoders described in this reference manual. Select columns are described in full in the
sections that follow.
Table 6. Description of ADV728x Models

Generic Video Sync
Model Shorthand Input Differential Output Diagnostic GPO Output
Number Notation Pins AFE Format Pins Pins Pins ACE I2P Package
ADV7280 ADV728x-T 4 No TTL No No Yes (2) Yes Yes 32-lead LFCSP,
5 mm × 5 mm
ADV7281 ADV728x-T 4 Yes TTL Yes (2) No No Yes No 32-lead LFCSP,
5 mm × 5 mm
ADV7282 ADV728x-T 4 Yes TTL Yes (2) No No Yes Yes 32-lead LFCSP,
5 mm × 5 mm
ADV7283 ADV728x-T 6 Yes TTL No No No Yes Yes 32-lead LFCSP,
5 mm × 5 mm
ADV7280-M ADV728x-M 8 No MIPI CSI-2 No Yes (3) No Yes Yes 32-lead LFCSP,
5 mm × 5 mm
ADV7281-M ADV728x-M 6 Yes MIPI CSI-2 Yes (2) Yes (3) No Yes No 32-lead LFCSP,
5 mm × 5 mm
ADV7281-MA ADV728x-M 8 Yes MIPI CSI-2 No Yes (3) No Yes No 32-lead LFCSP,
5 mm × 5 mm
ADV7282-M ADV728x-M 6 Yes MIPI CSI-2 Yes (2) Yes (3) No Yes Yes 32-lead LFCSP,
5 mm × 5 mm

VIDEO INPUT PINS COLUMN DIAGNOSTIC PINS COLUMN
Indicates how many analog video inputs pins are available on Indicates if the ADV728x model has diagnostic pins and, if so,
each ADV728x model. how many. Diagnostic pins are used to monitor analog video
input lines for short-to-battery (STB) events.
• One analog video input pin is required for single-ended
CVBS inputs. GPO PINS COLUMN
• Two analog video input pins are required for pseudo Indicates if the ADV728x model has general-purpose output
differential and fully differential CVBS inputs. (GPO) pins and, if so, how many. GPO pins are outputs from
the ADV728x that can be used to control other external devices.
• Two analog video input pins are required for S-Video (YC)
inputs. SYNC OUTPUT PINS COLUMN
• Three analog video input pins are required for component Indicates if the video decoder has synchronization output pins
(YPbPr) inputs. and, if so, how many. Examples of synchronization output pins
include horizontal synchronization (HS), vertical
DIFFERENTIAL AFE COLUMN synchronization(VS), and subcarrier frequency lock (SFL).
Indicates if the ADV728x model has a differential analog front
ACE COLUMN
end (AFE). A differential AFE is needed to process pseudo
differential and fully differential CVBS inputs. Indicates if the ADV728x model has the ability to perform the
adaptive contrast enhancement (ACE) function.
OUTPUT FORMAT COLUMN
The ACE function allows dark areas of the video to be
Indicates the digital video output format output from each
brightened up without saturating bright areas. This is useful for
ADV728x model.
automotive applications.
• TTL means that the ADV728x model outputs 8-bit YUV
I2P COLUMN
video data over a TTL bus.
Indicates if the ADV728x model has an in-built interlaced-to-
• MIPI CSI-2 indicates that the ADV728x model outputs progressive converter (I2P). This is also known as a
8-bit YUV video data over a MIPI CSI-2 bus. This MIPI deinterlacer. The I2P core converts the interlaced video formats
CSI-2 bus consists of one differential data channel (D0P, of NTSC (480i) or PAL (576i) into progressive standards (480p,
D0N) and one differential clock channel (CLKP, CLKN). 576p).
PACKAGE COLUMN
Indicates the package in which the video decoder is available.

FUNCTIONAL BLOCK DIAGRAMS
ADV7280 CLOCK PROCESSING BLOCK

XTALP LLC
PLL ADLLT PROCESSING
XTALN
10-BIT ADC DIGITAL VS/FIELD/SFL

PROCESSING
FIFO
AA HS
AIN1 FILTER BLOCK
AIN2 ACE
MUX BLOCK
2D COMB 8-BIT
AA
OUTPUT BLOCK
FILTER + DOWN PIXEL DATA
ANALOG VIDEO VBI SLICER DITHER P7 TO P0
INPUTS SHA ADC
AA –
FILTER COLOR
DEMOD
AIN3
AA
AIN4 FILTER I2P
REFERENCE I2C/CONTROL INTRQ
11935-001
SCLK SDATA ALSB RESET PWRDWN
Figure 1. ADV7280 Functional Block Diagram
ADV7280-M CLOCK PROCESSING BLOCK CLKP

XTALP MIPI CLKN
PLL ADLLT PROCESSING Tx D0P
XTALN
D0N
10-BIT ADC DIGITAL

PROCESSING
FIFO
AIN1 AA
FILTER BLOCK
AIN2 ACE
MUX BLOCK
2D COMB
AIN3 AA
OUTPUT BLOCK
AIN4 FILTER + DOWN

ANALOG VIDEO SHA ADC VBI SLICER DITHER
INPUTS AIN5 AA –
AIN6 FILTER COLOR
DEMOD GPO0
AIN7
AA GPO1
AIN8 FILTER I2P GPO2
11935-002
Figure 2. ADV7280-M Functional Block Diagram


XTALP LLC
XTALN
10-BIT ADC DIGITAL

PROCESSING
FIFO
AIN1 AA
FILTER BLOCK
AIN2 ACE
MUX BLOCK
2D COMB
DIFFERENTIAL AA 8-BIT
OUTPUT BLOCK
OR FILTER + DOWN PIXEL DATA
SINGLE-ENDED SHA ADC DITHER P7 TO P0
ANALOG VIDEO AA – VBI SLICER
INPUTS FILTER
AIN3
AIN4 AA COLOR
FILTER DEMOD
DIAGNOSTICS REFERENCE I2C/CONTROL INTRQ
11935-003
DIAG1 DIAG2 SCLK SDATA ALSB RESET PWRDWN

XTALP MIPI CLKN
XTALN
D0N
10-BIT ADC DIGITAL

PROCESSING
FIFO
AIN1 AA
FILTER BLOCK
AIN2 ACE
MUX BLOCK
2D COMB
DIFFERENTIAL AA
OUTPUT BLOCK
OR AIN3 FILTER + DOWN
SINGLE-ENDED SHA ADC DITHER
ANALOG VIDEO AIN4 AA – VBI SLICER
INPUTS FILTER
GPO0
AIN5
AA COLOR GPO1
AIN6 FILTER DEMOD
GPO2
11935-004
ADV7281-MA CLOCK PROCESSING BLOCK CLKP

XTALP MIPI CLKN
XTALN
D0N
10-BIT ADC DIGITAL

PROCESSING
FIFO
AIN1 AA
FILTER BLOCK
AIN2 ACE
MUX BLOCK
2D COMB
DIFFERENTIAL AIN3 AA
OUTPUT BLOCK
OR FILTER + DOWN
SINGLE-ENDED AIN4
SHA ADC DITHER
ANALOG VIDEO AIN5 AA – VBI SLICER
INPUTS AIN6 FILTER
GPO0
AIN7 COLOR
AA GPO1
AIN8 FILTER DEMOD
GPO2

11935-005
Figure 5. ADV7281-MA Functional Block Diagram


XTALP LLC
XTALN
10-BIT ADC DIGITAL

PROCESSING
FIFO
AIN1 AA
FILTER BLOCK
AIN2 ACE
MUX BLOCK
2D COMB
DIFFERENTIAL AA 8-BIT
OUTPUT BLOCK
SINGLE-ENDED SHA ADC VBI SLICER DITHER P7 TO P0
ANALOG VIDEO AA –
INPUTS FILTER COLOR
DEMOD
AIN3
AA
AIN4 FILTER I2P
11935-006

XTALP MIPI CLKN
XTALN
D0N
10-BIT ADC DIGITAL

PROCESSING
FIFO
AIN1 AA
FILTER BLOCK
AIN2 ACE
MUX BLOCK
2D COMB
DIFFERENTIAL AA
OUTPUT BLOCK
OR AIN3 FILTER + DOWN
SINGLE-ENDED SHA ADC VBI SLICER DITHER
ANALOG VIDEO AIN4 AA –
INPUTS FILTER COLOR
DEMOD GPO0
AIN5
AA GPO1
AIN6 FILTER I2P GPO2
INTRQ
DIAGNOSTICS REFERENCE I2C/CONTROL
11935-007

XTALP LLC
XTALN
10-BIT ADC DIGITAL

PROCESSING
FIFO
AIN1 AA
FILTER BLOCK
AIN2 ACE
MUX BLOCK
2D COMB 8-BIT
DIFFERENTIAL AA
OUTPUT BLOCK

AIN3 VBI SLICER
SINGLE-ENDED SHA ADC DITHER P0 TO P7
ANALOG VIDEO AIN4 AA –
INPUTS FILTER COLOR
DEMOD
AIN5
AA
AIN6 FILTER I2P
INTRQ
REFERENCE I2C/CONTROL

11935-108
NOTES
1. SHA IS A SAMPLE-AND-HOLD AMPLIFIER CIRCUIT.

4.43, and SECAM B/D/G/K/L. The ADV728x can automatically
GENERAL DESCRIPTION detect the video standard and process it accordingly.
OVERVIEW OF ANALOG FRONT END The ADV728x has a five-line, adaptive, 2D comb filter that gives
The ADV728x AFE consists of a single high speed, 10-bit superior chrominance and luminance separation when decoding
analog-to-digital converter (ADC) that digitizes the analog a composite video signal. This highly adaptive filter automatically
video signal before applying it to the standard definition adjusts its processing mode according to the video standard and
processor. signal quality without requiring user intervention. Video user
controls, such as brightness, contrast, saturation, and hue, are
The front end also includes a four-channel input mux that
also available with these video decoders.
enables multiple composite video signals to be applied to the
ADV728x. Clamp restore circuitry is positioned in front of the The ADV728x implements a patented ADLLT™ algorithm to
ADC to ensure that the video signal remains within the range of track varying video line lengths from sources such as a VCR.
the converter. An external resistor and capacitor circuit is ADLLT enables the ADV728x to track and decode poor quality
required before each analog input channel to ensure that the video sources, such as VCRs and noisy sources, from tuner outputs
input signal is kept within the range of the ADC (see the Input and camcorders. The ADV728x contains a chroma transient
Networks section). Fine clamping of the video signal is performed improvement (CTI) processor that sharpens the edge rate of
downstream by digital fine clamping within the ADV728x. chroma transitions, resulting in sharper vertical transitions.
Table 7 shows the three ADC clocking rates that are determined ACE offers improved visual detail using an algorithm to
by the video input format to be processed—that is, INSEL[4:0]. automatically vary contrast levels in order to enhance picture
These clock rates ensure 4× oversampling per channel for detail. This increases the brightness of dark regions of an image
CVBS, Y/C, and YPbPr modes. without saturating bright areas of the image.
Down dithering converts the output of the ADV728x from an
Table 7. ADC Clock Rates
8-bit output to a 6-bit output.
Oversampling
Input Format ADC Clock Rate (MHz)1 Rate per Channel The I2P block on the ADV7280, ADV7280-M, ADV7282,
CVBS 57.27 4× ADV7282-M, and ADV7283 converts the interlaced video input
Y/C (S-Video) 114 4× into a progressive video output. This is done without a need for
YPbPr 172 4× external memory.
1
Based on a 28.63636 MHz crystal between the XTAL and XTAL1 pins. The ADV728x can process a variety of vertical blanking interval
OVERVIEW OF STANDARD DEFINITION (VBI) data services, such as closed captioning (CCAP),
PROCESSOR widescreen signaling (WSS), and copy generation management
systems (CGMS). VBI data is transmitted as ancillary data
The ADV728x is capable of decoding a large selection of baseband
packets.
video signals in composite, S-Video, and component formats.
The ADV7281, ADV7281-M, ADV7281-MA, ADV7282, The ADV728x is fully Rovi (previously Macrovision) compliant;
ADV7282-M, and ADV7283 are also capable of receiving detection circuitry enables Type I, Type II, and Type III protection
pseudo-differential and fully differential CVBS inputs. The levels to be identified and reported to the user. The decoder is
video standards supported by the video processor include PAL also fully robust to all Rovi signal inputs.
B/D/I/G/H, PAL 60, PAL M, PAL N, PAL Nc, NTSC M/J, NTSC

INPUT NETWORKS
An input network (external resistor and capacitor circuit)
is required on the AINx input pins of the ADV728x. The POSITIVE
components of the input network depend on the video format INPUT
CONNECTOR 100nF
1.3kΩ
selected for the analog input. AIN1
SINGLE-ENDED INPUT NETWORK 430Ω
EXT
Figure 9 shows the input network to use on each AINx input pin VIDEO INPUT
FROM SOURCE ESD R1
of the ADV728x when any of the following video input formats 430Ω
are used: 1.3kΩ 100nF
AIN2
11935-009
• Single-ended CVBS NEGATIVE
INPUT
• YC (S-Video) CONNECTOR
• YPrPb Figure 10. Differential Input Network

It is recommended that the input network circuit shown in Fully differential video transmission involves transmitting
Figure 9 be placed as close as possible to the AINx pins of the two complementary CVBS signals. Pseudo differential video
ADV728x. transmission involves transmitting a CVBS signal and a source
INPUT
CONNECTOR
ground signal.
24Ω 100nF
VIDEO INPUT
FROM SOURCE
EXT
ESD AIN3 Differential video transmission has several key advantages over
51Ω single-ended transmission, including the following:
11935-008
• Inherent small signal and large signal noise rejection

Figure 9. Single-Ended Input Network • Improved EMI performance
The 24 Ω and 51 Ω resistors supply the 75 Ω end termination • Ability to absorb ground bounce
required for the analog video input. These resistors also create a Resistor R1 provides the RF end termination for the differential
resistor divider with a gain of 0.68. The resistor divider attenuates CVBS input lines. For a pseudo differential CVBS input, R1
the amplitude of the input analog video and scales the input to the should have a value of 75 Ω. For a fully differential CVBS input,
ADC range of the ADV728x. This allows an input range to the R1 should have a value of 150 Ω.
ADV728x of up to 1.47 V peak-to-peak. Note that amplifiers
within the ADC restore the amplitude of the input signal so that The 1.3 kΩ and 430 Ω resistors create a resistor divider with a
signal-to-noise ratio (SNR) performance is maintained. gain of 0.25. The resistor divider attenuates the amplitude of the
input analog video, but increases the input common-mode range
The 100 nF ac coupling capacitor removes the dc bias of the to 4 V peak-to-peak. Note that amplifiers within the ADC
analog input video before it is fed into the AINx pin of the restore the amplitude of the input signal so that SNR
ADV728x. The clamping circuitry within the ADV728x restores performance is maintained.
the dc bias of the input signal to the optimal level before it is fed
into the ADC of the ADV728x. The 100 nF ac coupling capacitor removes the dc bias of the analog
input video before it is fed into the AINx pin. The clamping
The 100 nF ac coupling capacitor limits the current flow into circuitry within the part restores the dc bias of the input signal
the ADV728x during short-to-battery (STB) events. Note that to the optimal level before it is fed into the ADC of the part.
the 24 Ω and 51 Ω resistors can be damaged during STB events
unless high power resistors are used. To avoid the need for high The 100 nF ac coupling capacitors limit the current flow into
power resistors, use the differential input network described in the ADV7281, ADV7281-M, ADV7281-MA, ADV7282,
the Differential Input Network section. ADV7282-M, and ADV7283 during STB events. See the Short-
to-Battery Protection section.
DIFFERENTIAL INPUT NETWORK
To achieve optimal performance, the 1.3 kΩ and 430 Ω resistors
This section applies to the ADV7281, ADV7281-M, should be closely matched; that is, all 1.3 kΩ and 430 Ω resistors
ADV7281-MA, ADV7282, ADV7282-M, and ADV7283 should have the same resistance tolerance, and this tolerance
models only. should be as low as possible.
Figure 10 shows the input network to use when pseudo
differential or fully differential CVBS video is input on the AINx
input pins. It is recommended that the input network circuit
shown in Figure 10 be placed as close as possible to the AINx
pins of the ADV728x.

SHORT-TO-BATTERY PROTECTION Choose the power rating of the input network resistors to
withstand the high voltages of STB events. Similarly, choose the
In differential mode, the ADV7281, ADV7281-M, breakdown voltage of the ac-coupling capacitors to be robust to
ADV7281-MA, ADV7282, ADV7282-M, and ADV7283 are STB events.
protected against short-to-battery (STB) events by the external
100 nF ac-coupling capacitors (see Figure 10). The external input The R1 resistor is protected because no current or limited
network resistors are sized to be large enough to reduce the current flows through it during an STB event.
current flow during a STB event, but to be small enough not to In single-ended CVBS, YC, and YPbPr modes, the inputs
effect the operation of the ADV7281, ADV7281-M, network resistors need to have high power ratings to be robust
ADV7281-MA, ADV7282, ADV7282-M, and ADV7283. to STB events

SHORT-TO-BATTERY (STB) DIAGNOSTICS

Short-to-battery (STB) diagnostic pins are only available on the The ADV7281/ADV7281-M/ADV7282/ADV7282-M senses
ADV7281, ADV7281-M, ADV7282, and ADV7282-M models. an STB event via the DIAG1 and DIAG2 pins. The DIAG1 and
DIAG2 pins can sense an STB event on either the positive or
R5 negative differential input because of the negligible voltage drop
DIAG1
INPUT across Resistor R1.
R4
CONNECTOR 100nF
1.3kΩ Resistors R4 and R5 divide down the voltage at the input
AIN1
connector to protect the DIAGx pin from an STB event. The
430Ω
DIAGx pin circuitry compares this voltage to a programmable
VIDEO INPUT EXT
FROM SOURCE ESD R1 reference voltage, known as the diagnostic slice level. When the
430Ω diagnostic slice level is exceeded, an STB event has occurred.
1.3kΩ 100nF
AIN2 When the DIAGx pin voltage exceeds the diagnostic slice level
11935-010
INPUT voltage, a hardware interrupt is triggered and indicated by the
CONNECTOR
INTRQ pin. A readback register is also provided, which allows
Figure 11. Diagnostic Connections
the user to determine the DIAGx pin on which the STB event
occurred (see the Programming Diagnostic Interrupt section
for more information).
Use Equation 1 to find the trigger voltage for a selected
diagnostic slice level.
R5  R4
VSTB _ TRIGGER   DIAGNOSTIC _SLICE_LEV EL
R5 (1)
where:
VSTB_TRIGGER is the minimum voltage required at the input
connector to trigger the STB interrupt on the
ADV7281/ADV7281-M/ADV7282/ADV7282-M.
DIAGNOSTIC_SLICE_LEVEL is the programmable
reference voltage.

PROGRAMMING DIAGNOSTIC SLICE LEVELS DIAG2 Pin
DIAG1 Pin DIAG2_SLICER_PWRDN, User Sub Map,
DIAG1_SLICER_PWRDN, User Sub Map, Address 0x5E[6]
Address 0x5D[6] This bit powers up or powers down the diagnostic circuitry for
This bit powers up or powers down the diagnostic circuitry for the DIAG2 pin.
the DIAG1 pin. Table 10. DIAG2_SLICER_PWRDN Function
Table 8. DIAG1_SLICER_PWRDN Function DIAG2_SLICER_PWRDN Diagnostic Slice Level
DIAG1_SLICER_PWRDN Diagnostic Slice Level 0 Power up the diagnostic circuitry
for the DIAG2 pin.
0 Power up the diagnostic circuitry
for the DIAG1 pin. 1 (default) Power down the diagnostic
circuitry for the DIAG2 pin.
1 (default) Power down the diagnostic
circuitry for the DIAG1 pin. DIAG2_SLICE_LEVEL[2:0], User Sub Map,
DIAG1_SLICE_LEVEL[2:0], User Sub Map, Address 0x5E[4:2]
Address 0x5D[4:2] The DIAG2_SLICE_LEVEL[2:0] bits allow the user to set the
The DIAG1_SLICE_LEVEL[2:0] bits allow the user to set the diagnostic slice level for the DIAG2 pin. When a voltage greater
diagnostic slice level for the DIAG1 pin. When a voltage greater than the diagnostic slice level is seen on the DIAG2 pin, an STB
than the diagnostic slice level is seen on the DIAG1 pin, an STB interrupt is triggered.
interrupt is triggered. For the diagnostic slice level to be set correctly, the diagnostic
For the diagnostic slice level to be set correctly, the diagnostic circuitry for the DIAG2 pin must be powered up (see Table 10).
circuitry for the DIAG1 pin must be powered up (see Table 8). Table 11. DIAG2_SLICE_LEVEL[2:0] Settings
Table 9. DIAG1_SLICE_LEVEL[2:0] Settings DIAG2_SLICE_LEVEL[2:0] Diagnostic Slice Level
DIAG1_SLICE_LEVEL[2:0] Diagnostic Slice Level 000 75 mV1
000 75 mV1 001 225 mV1
001 225 mV1 010 375 mV1
010 375 mV1 011 (default) 525 mV
011 (default) 525 mV 100 675 mV
100 675 mV 101 825 mV
101 825 mV 110 975 mV
110 975 mV 111 1.125 V
111 1.125 V 1
This setting is not recommended for the optimal performance of the
ADV728x.
1
This setting is not recommended for the optimal performance of the
ADV728x.

PROGRAMMING DIAGNOSTIC INTERRUPT DIAG_TRI1_L1, Diagnostic Interrupt 1 Status,
This section describes how to program software interrupt bits Interrupt/VDP Sub Map, Address 0x53[1]
to toggle when STB events are detected on the diagnostic pins. This read-only register, shows the status of the interrupt for
A hardware interrupt indicated by the INTRQ pin will also Diagnostic Pin 1, that is, if a STB event has occurred on the
trigger when a software interrupt activates. Details on how to DIAG1 pin. An STB event is deemed to have occurred when the
control the INTRQ pin hardware interrupt are given in the voltage on the DIAG1 pin exceeds the diagnostic slice level (see
Programming INTRQ Hardwar Interrupt section. the Programming Diagnostic Slice Levels section). When
triggered the DIAG_TRI1_L1 bit will remain high until cleared
Before programming the software diagnostic interrupts, the
(see the Clearing Diagnostic Interrupts).
diagnostic circuitry must first be activated and the diagnostic
slice level must be programmed (see Programming Diagnostic Table 14. DIAG_TRI1_L1
Slice Levels section). DIAG_TRI1_L1 Description
The diagnostic interrupts also need to be unmasked 0 Voltage higher than DIAG1_Slice_Level not
detected on DIAG1 pin
(that is, activated) using the DIAG_TRI1_L1_MSK and
1 Voltage higher than DIAG1_Slice_Level
DIAG_TRI2_L1_MSK bits. detected on DIAG1 pin
When a STB event is detected, the interrupt status bits DIAG_TRI2_L1, Diagnostic Interrupt 2 Status,
DIAG_TRI1_L1 and DIAG_TRI2_L1 will toggle from 0 to 1. Interrupt/VDP Sub Map, Address 0x53[3]
The DIAG_TRI1_L1 and DIAG_TRI2_L1 interrupts will This read-only register, shows the status of the interrupt for
remain at 1 until they are cleared. Diagnostic Pin 2, that is, if a STB event has occurred on the
DIAG_TRI1_L1 and DIAG_TRI2_L1 interrupts are DIAG2 pin. An STB event is deemed to have occurred when the
cleared by writing 1 to the DIAG_TRI1_L1_CLR and voltage on the DIAG2 pin exceeds the diagnostic slice level (see
DIAG_TRI2_L1_CLR bits. the Programming Diagnostic Slice Levels section). When
Unmasking Diagnostic Interrupts triggered the DIAG_TRI2_L1 bit will remain high until cleared
(see the Clearing Diagnostic Interrupts).
The DIAG_TRI1_L1_MSK and DIAG_TRI2_L1_MSK bits are
used to unmask (that is, to activate) the diagnostic interrupts. Table 15. DIAG_TRI2_L1 Function
DIAG_TRI2_L1 Description
DIAG_TRI1_L1_MSK, Unmask Diagnostic Interrupt 1,
0 Voltage higher than DIAG2_SLICE_LEVEL not
Interrupt/VDP Sub Map, Address 0x55[1] detected on the DIAG2 pin
This unmasks (that is, activates) the STB interrupt for 1 Voltage higher than DIAG2_SLICE_LEVEL
Diagnostic Pin 1. detected on the DIAG2 pin
Table 12. DIAG_TRI1_L1_MSK Function Clearing Diagnostic Interrupts

DIAG_TRI1_L1_MSK Description The DIAG_TRI1_L1_CLR and DIAG_TRI2_L1_CLR bits are
0 (default) Mask DIAG_TRI1_L1 interrupt used to clear the diagnostic interrupts.
1 Unmask DIAG_TRI1_L1 interrupt
DIAG_TRI1_L1_CLR, Clear Diagnostic Interrupt 1,
DIAG_TRI2_L1_MSK, Unmask Diagnostic Interrupt 2, Interrupt/VDP Sub Map, Address 0x54[1]
Interrupt/VDP Sub Map, Address 0x55[3] This bit clears the interrupt for Diagnostic Pin 1.
This unmasks (that is, activates) the STB interrupt for The DIAG_TRI1_L1_CLR is a self-clearing, write only bit.
Diagnostic Pin 2.
Table 16. DIAG_TRI1_L1_CLR Function
Table 13. DIAG_TRI2_L1_MSK Function DIAG_TRI1_L1_CLR Description
DIAG_TRI2_L1_MSK Description 0 (default) Do not clear DIAG_TRI1_L1
0 (default) Mask DIAG_TRI2_L1 interrupt 1 Clear DIAG_TRI1_L1
1 Unmask (that is, activate) DIAG_TRI2_L1
interrupt DIAG_TRI2_L1_CLR , Clear Diagnostic Interrupt 2,
Interrupt/VDP Sub Map, Address 0x54[3]
Diagnostic Interrupt Status
This bit clears the interrupt for Diagnostic Pin 2.
The DIAG_TRI1_L1 and DIAG_TRI2_L1 bits give the status of
the diagnostic interrupt (that is, if a STB event has occurred or The DIAG_TRI2_L1_CLR is a self-clearing, write only bit.
not).
Table 17. DIAG_TRI2_L1_CLR Function
DIAG_TRI2_L1_CLR Description
0 (default) Do not clear DIAG_TRI2_L1
1 Clear DIAG_TRI2_L1
PROGRAMMING INTRQ HARDWARE INTERRUPT INTRQ_DUR_SEL[1:0], Interrupt/VDP Sub Map,
Address 0x40[7:6]
When a software interrupt is unmasked and triggered, a
The INTRQ_DUR_SEL[1:0] bits are used to set the duration of
hardware interrupt indicated by the INTRQ pin will also
the INTRQ interrupt output.
automatically trigger.
The duration of the INTRQ interrupt output is given in terms
An example on how to program a software interrupt is given in
of crystal clock periods. Because a 28.63636 MHz crystal is used
the Programming Diagnostic Interrupt section. Other software
a clock period corresponds to approximately 35 ns.
interrupts can be programmed in a similar manner. See
Table 106 for other software interrupts available on the The INTRQ interrupt output can also be set to be active until
ADV728x. cleared. In this mode of operation, the INTRQ pin will be active
The INTRQ_OP_SEL[1:0] bits are used to program the INTRQ until every active software interrupt has been cleared.
hardware interrupt to drive out in a number of different ways Table 19. INTRQ_DUR_SEL[1:0] Settings
(for example, drive the INTRQ pin high, drive the INTRQ pin INTRQ_DUR_SEL[1:0] Description
low, or make the INTRQ pin open drain). 00 (default) 3 crystal periods ( approximately
0.105 µs)
The INTRQ_DUR_SEL[1:0] bits are used to set the duration of
01 15 crystal periods (approximately
the INTRQ interrupt output. 0.525 µs)
INTRQ_OP_SEL[1:0], Interrupt/VDP Sub Map, 10 63 crystal periods (approximately
Address 0x40[1:0] 2.205 µs)
11 Active until cleared
The INTRQ_OP_SEL[1:0] bits are used to program the INTRQ
hardware interrupt to drive out in a number of different ways
when active.
In open-drain mode, the INTRQ is at DVDDIO voltage when
not active and drives low when active. In open-drain mode,
the INTRQ pin requires a pull-up resistor to DVDDIO in order
for the INTRQ interrupt to work correctly.
In drive low when active mode, the INTRQ is at DVDDIO
voltage when not active and drives low when active. In drive
low when active mode, the INTRQ pin does not require a pull-
up resistor to DVDDIO.
In drive high when active mode, the INTRQ is at GND when
not active and drives high to DVDDIO when active. In drive
high when active mode, the INTRQ pin does not require a pull-
up resistor to DVDDIO.
Table 18. INTRQ_OP_SEL[1:0] Settings
INTRQ_OP_SEL[1:0] Description
00 (default) Open drain
01 Drive low when active
10 Drive high when active
11 Reserved

ANALOG FRONT END

INPUT CONFIGURATION INSEL[4:0], Input Control, Address 0x00[4:0]
The following two steps are key for configuring the ADV728x to The INSEL bits allow the user to select the input format. They also
correctly decode the input video. configure the standard definition processor core to process CVBS,
differential CVBS, S-Video (Y/C), or component (YPrPb) format.
1. Use INSEL[4:0] to configure the routing and format decoding
(CVBS, Y/C, or YPrPb). INSEL[4:0] has predefined analog input routing schemes that
2. If the input requirements are not met using the INSEL[4:0] do not require manual mux programming (see Table 20). This
options, the analog input muxing section must be configured allows the user to route the various video signal types to the
manually to correctly route the video from the analog decoder and select them using INSEL[4:0] only. The added
input pins to the ADC. The standard definition processor benefit is that if, for example, the CVBS input is selected, the
block, which decodes the digital data, should be configured remaining channels are powered down.
to process the CVBS, Y/C, or YPrPb format. This is performed
by the INSEL[4:0] selection.

Table 20. INSEL[4:0]

Analog Input for
Analog Input for ADV7281-M,
INSEL Video Analog Input for Analog Input for ADV7281 and ADV7282-M, and Analog Input for
[4:0] Format ADV7280 ADV7280-M ADV7282 ADV7283 ADV7281-MA
00000 CVBS CVBS input on AIN1 CVBS input on AIN1 CVBS input on AIN1 CVBS input on AIN1 CVBS input on AIN1
00001 CVBS CVBS input on AIN2 CVBS input on AIN2 CVBS input on AIN2 CVBS input on AIN2 CVBS input on AIN2
00010 CVBS CVBS input on AIN3 CVBS input on AIN3 Reserved CVBS input on AIN3 CVBS input on AIN3
00011 CVBS CVBS input on AIN4 CVBS input on AIN4 Reserved CVBS input on AIN4 CVBS input on AIN4
00100 CVBS Reserved CVBS input on AIN5 Reserved Reserved CVBS input on AIN5
00101 CVBS Reserved CVBS input on AIN6 Reserved Reserved CVBS input on AIN6
00110 CVBS Reserved CVBS input on AIN7 CVBS input on AIN3 CVBS input on AIN5 CVBS input on AIN7
00111 CVBS Reserved CVBS input on AIN8 CVBS input on AIN4 CVBS input on AIN6 CVBS input on AIN8
01000 Y/C (S-Video) Y input on AIN1, Y input on AIN1, Y input on AIN1, Y input on AIN1, Y input on AIN1,
C input on AIN2 C input on AIN2 C input on AIN2 C input on AIN2 C input on AIN2
01001 Y/C (S-Video) Y input on AIN3, Y input on AIN3, Reserved Y input on AIN3, Y input on AIN3,
C input on AIN4 C input on AIN4 C input on AIN4 C input on AIN4
01010 Y/C (S-Video) Reserved Y input on AIN5, Reserved Reserved Y input on AIN5,
C input on AIN6 C input on AIN6
01011 Y/C (S-Video) Reserved Y input on AIN7, Y input on AIN3, Y input on AIN5, Y input on AIN7,
C input on AIN8 C input on AIN4 C input on AIN6 C input on AIN8
01100 YPrPb Y input on AIN1, Y input on AIN1, Reserved1 Y input on AIN1, Y input on AIN1,
Pb input on AIN2, Pb input on AIN2, Pb input on AIN2, Pb input on AIN2,
Pr input on AIN3 Pr input on AIN3 Pr input on AIN3 Pr input on AIN3
01101 YPrPb Reserved Y input on AIN4, Reserved1 Reserved Y input on AIN4,
Pb input on AIN5, Pb input on AIN5,
Pr input on AIN6 Pr input on AIN6
01110 Differential Reserved Reserved Positive on AIN1, Positive on AIN1, Positive on AIN1,
CVBS Negative on AIN2 Negative on AIN2 Negative on AIN2
01111 Differential Reserved Reserved Reserved Positive on AIN3, Positive on AIN3,
CVBS Negative on AIN4 Negative on AIN4
10000 Differential Reserved Reserved Reserved Reserved Positive on AIN5,
CVBS Negative on AIN6
10001 Differential Reserved Reserved Positive on AIN3, Positive on AIN5, Positive on AIN7,
CVBS Negative on AIN4 Negative on AIN6 Negative on AIN8
10010 Reserved Reserved Reserved Reserved Reserved Reserved
to
11111
1
Note that it is possible for the ADV7281/ADV7282 to receive YPbPr formats; however, a manual muxing scheme is required. In this case luma(Y) is fed in on AIN1 or AIN3,
blue chroma (Pb) is fed in on AIN4 and red chroma (Pr) is fed in on AIN2. See the Manual Muxing Mode section for more information.

MAN_MUX_EN MAN_MUX_EN
AIN1
AIN2
AIN3
AIN1 AIN4 MUX_0[3:0]
AIN2 AIN5
MUX_0[3:0]
AIN3 AIN6
AIN4
AIN2
AIN2 AIN4
AIN4 AIN6 MUX_0N[3:0]
MUX_1[3:0]
AIN2 ADC
AIN2 ADC AIN4
AIN6 MUX_1[3:0]
AIN3
MUX_2[3:0]
11935-011
Figure 12. Manual Muxing Scheme for ADV7280 AIN2

AIN3 MUX_2[3:0]
11935-014
MAN_MUX_EN
AIN1 Figure 15. Manual Muxing Scheme for ADV7281-M, ADV7282-M, and ADV7283
AIN2
AIN3
AIN4
AIN5
AIN6 MAN_MUX_EN
MUX_0[3:0]
AIN7
AIN8 AIN1
AIN2
AIN3
AIN2
AIN4 AIN4
AIN5 AIN5
MUX_1[3:0] AIN6 MUX_0[3:0]
AIN6
AIN8 AIN7
AIN8
AIN2 ADC AIN2

AIN3 AIN4
AIN6 MUX_2[3:0] AIN6 MUX_0N[3:0]
11935-012
AIN8
Figure 13. Manual Muxing Scheme for ADV7280-M

AIN2 ADC
AIN4
AIN5 MUX_1[3:0]
MAN_MUX_EN AIN6
AIN8
AIN1 AIN2
AIN2 MUX_0[3:0] AIN3 MUX_2[3:0]
AIN3 AIN6
11935-015
AIN4
AIN2 Figure 16. Manual Muxing Scheme for ADV7281-MA

AIN4
MUX_ON[3:0]
AIN2 ADC
AIN4
MUX_1[3:0]
AIN2
MUX_2[3:0]
11935-013
Figure 14. Manual Muxing Scheme for ADV7281 and ADV7282

MANUAL MUXING MODE Note that MUX0N cannot be powered down independently.
In manual muxing mode, the user selects the analog input pin MUX0N can only be powered down when MUX0, MUX1, and
(for example, AIN1, AIN2, and so on) that is to be processed by MUX2 are all powered down.
the ADC of the ADV728x. MAN_MUX_EN (User Map, Manual Muxing of the ADV7280
Register 0xC4, Bit 7) must be set to 1 to enable the following Table 21 shows the settings for manual muxing of the
muxing blocks: ADV7280.
 MUX0[3:0], ADC mux configuration, Address 0xC3[3:0]  MAN_MUX_EN must be set to 1 (User Map,
 MUX0N[3:0], ADC mux configuration, Address 0x60[3:0] Register 0xC4, Bit 7).
(MUX0N[3:0] applies only to the ADV7281, ADV7281-M,
 CVBS can only be processed by MUX0.
ADV7281-MA, ADV7282, and ADV7282-M models)
 MUX1[3:0], ADC mux configuration, Address 0xC3[7:4]  Y/C can only be processed by MUX0 and MUX1. MUX0
 MUX2[3:0], ADC mux configuration, Address 0xC4[3:0] processes the luma (Y) and MUX1 processes the chroma
(C).
The four mux sections are controlled by the signal buses,
MUX0/MUX0N/MUX2/MUX3[2:0].  Component (YPbPr) signals can only be processed by
MUX0(Y), MUX1(Pb), and MUX2(Pr).
The tables in this section explain the control words used.
Manual Muxing of the ADV7280-M
The input signal that contains the timing information (HS and VS)
must be processed by MUX0. For example, in a Y/C input Table 22 shows the settings for manual muxing of the
configuration, connect MUX0 to the Y channel and MUX1 to ADV7280-M.
the C channel.  MAN_MUX_EN must be set to 1 (User Map, Register 0xC4,
MUX0N is only used to process the negative input for fully Bit 7).
differential or pseudo differential CVBS inputs.  CVBS can only be processed by MUX0.
 Y/C can only be processed by MUX0 and MUX1. MUX0
When one or more muxes are not used to process video, such as
processes the luma (Y) and MUX1 processes the chroma
the CVBS input, the idle mux and associated channel clamps and
(C).
buffers should be powered down (see the description of
Register 0x3A in the User Map in Table 104). Component (YPbPr) signals can only be processed by
MUX0(Y), MUX1(Pb), and MUX2(Pr).
Table 21. Manual Mux Settings for ADC of ADV7280

MUX0[3:0] ADC Connection MUX1[3:0] ADC Connected To MUX2[3:0] ADC Connection
0000 No connect 0000 No connect 0000 No connect
0001 AIN1 0001 No connect 0001 No connect
0010 AIN2 0010 AIN2 0010 AIN2
0011 AIN3 0011 No connect 0011 AIN3
0100 AIN4 0100 AIN4 0100 No connect
0101 to 1111 No connect 0101 to 1111 No connect 0101 to 1111 No connect
Table 22. Manual Mux Settings for ADC of ADV7280-M

MUX0[3:0] ADC Connection MUX1[3:0] ADC Connection MUX2[3:0] ADC Connection
0000 No connect 0000 No connect 0000 No connect
0010 AIN2 0010 AIN2 0010 AIN2
0011 AIN3 0011 No connect 0011 AIN3
0110 AIN6 0110 AIN6 0110 AIN6
1001-1111 No connect 1001-1111 No connect 1001-1111 No connect

Manual Muxing of the ADV7281 and ADV7282 • Y/C can only be processed by MUX0 and MUX1. MUX0
processes the luma (Y) and MUX1 processes the chroma
Table 24 shows the settings for manual muxing of the ADV7281 (C).
and ADV7282.
• Component (YPbPr) signals can only be processed by
• MAN_MUX_EN must be set to 1 (User Map, Register MUX0(Y), MUX1(Pb), and MUX2(Pr). For example, Y
0xC4, Bit 7) can be fed in on AIN1 or AIN3 for MUX0. Pb can be fed in
• CVBS can only be processed by MUX0. on AIN4 for MUX1. Pr can be fed in on AIN2 for MUX2.
• Differential CVBS can only be processed by MUX0 Table 23 gives an example of how to program the
(positive channel) and MUX0N (negative channel). ADV7281/ADV7282 to accept YPrPb inputs.
Table 23. Register Writes to Program the ADV7281 or ADV7282 to Accept YPbPr Input
Register Map Register Address Register Write Description
User Map (0x40 or 0x42) 0x00 0x0C Program INSEL for YPbPr input.
0xC3 0x87 Program manual muxing. Y is fed in on AIN3 for MUX0. Pb is fed in
on AIN4 for MUX1.
0xC4 0x82 Enable manual muxing. Pr is fed in on AIN2 for MUX2.
Table 24. Manual Mux Settings for ADC of ADV7281 and ADV7282
MUX0[3:0] ADC Connection MUX0N[3:0] ADC Connection MUX1[3:0] ADC Connection MUX2[3:0] ADC Connection
0000 No connect 0000 No connect 0000 No connect 0000 No connect
0001 AIN1 0001 No connect 0001 No connect 0001 No connect
0010 AIN2 0010 AIN2 0010 AIN2 0010 AIN2
1000 AIN4 1000 AIN4 1000 AIN4 1000 No connect
1001 to No connect 1001 to No connect 1001 to No connect 1001 to No connect
1111 1111 1111 1111

Manual Muxing of the ADV7281-M, ADV7282-M, and ADV7283
Table 25 shows the settings for manual muxing of the ADV7281-M, ADV7282-M, and ADV7283.
• MAN_MUX_EN must be set to 1 (User Map, Register 0xC4, Bit 7)
• CVBS can only be processed by MUX0.
• Differential CVBS can only be processed by MUX0 (positive channel) and MUX0N (negative channel).
• Y/C can only be processed by MUX0 and MUX1. MUX0 processes the luma (Y) and MUX1 processes the chroma (C).
• Component (YPbPr) signals can only be processed by MUX0(Y), MUX1(Pb), and MUX2(Pr).
Table 25. Manual Mux Settings for ADC of ADV7281-M, ADV7282-M, and ADV7283
MUX0[3:0] ADC Connection MUX0N[3:0] ADC Connection MUX1[3:0] ADC Connection MUX2[3:0] ADC Connection
0010 AIN2 0010 AIN2 0010 AIN2 0010 AIN2
0011 AIN3 0011 No connect 0011 No connect 0011 AIN3
1001 to 1111 No connect 1001 to 1111 No connect 1001 to 1111 No connect 1001 to 1111 No connect

Manual Muxing of the ADV7281-MA
Table 26 shows the settings for manual muxing of the ADV7281-MA.
• MAN_MUX_EN must be set to 1 (User Map, Register 0xC4, Bit 7).
• CVBS can only be processed by MUX0.
• Differential CVBS can only be processed by MUX0 (positive channel) and MUX0N (negative channel).
• Y/C can only be processed by MUX0 and MUX1. MUX0 processes the luma (Y) and MUX1 processes the chroma (C).
• Component (YPbPr) signals can only be processed by MUX0(Y), MUX1(Pb), and MUX2(Pr).
Table 26. Manual Mux Settings for ADC of ADV7281-MA

ADC ADC ADC ADC
MUX0[3:0] Connection MUX0N[3:0] Connection MUX1[3:0] Connection MUX2[3:0] Connection
0010 AIN2 0010 AIN2 0010 AIN2 0010 AIN2
0011 AIN3 0011 No connect 0011 No connect 0011 AIN3
0101 AIN5 0101 No connect 0101 AIN5 0101 No connect
0110 AIN6 0110 AIN6 0110 AIN6 0110 AIN6
1001 to 1111 No connect 1001 to 1111 No connect 1001 to 1111 No connect 1001 to 1111 No connect

ANTIALIASING FILTERS
The ADV728x has optional on-chip antialiasing (AA) filters AA_FILT_EN[1], Antialiasing Filter Enable,
on each of the four channels that are multiplexed to the ADC Address 0xF3[1]
(see Figure 17). When AA_FILT_EN[1] is set to 0, AA Filter 2 is disabled.
The filters are designed for standard definition video up to When AA_FILT_EN[1] is set to 1, AA Filter 2 is enabled.
10 MHz bandwidth. Figure 18 and Figure 19 show the filter
AA_FILT_EN[2], Antialiasing Filter Enable,
magnitude and phase characteristics.
Address 0xF3[2]
The antialiasing filters are enabled by default and the selection
When AA_FILT_EN[2] is set to 0, AA Filter 3 is disabled.
of INSEL[4:0] determines which filters are powered up at any
given time. For example, if CVBS mode is selected, the filter When AA_FILT_EN[2] is set to 1, AA Filter 3 is enabled.
circuits for the remaining input channels are powered down to AA_FILT_EN[3], Antialiasing Filter Enable,
conserve power. However, the antialiasing filters can be disabled Address 0xF3[3]
or bypassed using the AA_FILT_MAN_OVR control. When AA_FILT_EN[3] is set to 0, AA Filter 4 is disabled.
10-BIT, 86MHz When AA_FILT_EN[3] is set to 1, AA Filter 4 is enabled.
AA ADC
AIN1 0
FILTER 1
AIN2
MUX BLOCK
AIN3 AA
FILTER 2 + –4
AIN4
SHA ADC
AIN5 AA – –8
AIN6 FILTER 3
AIN7
AA –12
MAGNITUDE (dB)
AIN8 FILTER 4
–16
NOTES
1. EIGHT ANALOG INPUTS ARE ONLY AVAILABLE ON THE
ADV7280-M AND ADV7281-MA MODELS. –20
SIX ANALOG INPUTS ARE AVAILABLE ON ADV7281-M,
ADV7282-M, AND ADV7283. –24
11935-016
FOUR ANALOG INPUTS ARE AVAILABLE ON ADV7280,

ADV7281, AND ADV7282.
–28
Figure 17. Antialias Filter Configuration
–32
ANTIALIASING FILTER CONFIGURATION –36
11935-017
1k 10k 100k 1M 10M 100M
AA_FILT_MAN_OVR, Antialiasing Filter Override,
FREQUENCY (Hz)
Address 0xF3[4]
Figure 18. Antialiasing Filter Magnitude Response
This feature allows the user to override the antialiasing filters
on/off settings, which are automatically selected by INSEL[4:0]. 0
–10
AA_FILT_EN[3:0], Antialiasing Filter Enable, –20
Address 0xF3[3:0] –30
–40
These bits allow the user to enable or disable the antialiasing
–50
PHASE (Degrees)
filters on each of the three input channels multiplexed to the –60

ADC. When disabled, the analog signal bypasses the AA filters –70
and is routed directly to the ADC. –80
–90
AA_FILT_EN[0], Antialiasing Filter Enable, –100
Address 0xF3[0] –110
–120
When AA_FILT_EN[0] is set to 0, AA Filter 1 is disabled. –130
When AA_FILT_EN[0] is set to 1, AA Filter 1 is enabled. –140

–150
11935-018
1k 10k 100k 1M 10M 100M

FREQUENCY (Hz)
Figure 19. Antialiasing Filter Phase Response

GLOBAL CONTROL REGISTERS

The register control bits listed in this section affect the entire After setting the reset bit (or initiating a reset via the RESET pin),
chip. the part returns to the default for its primary mode of operation.
POWER SAVING MODE AND RESET CONTROL All I2C bits are loaded with their default values, making this bit
self-clearing. Executing a software reset takes approximately 2 ms.
Power Down
However, it is recommended to wait 5 ms before any further I2C
PWRDWN, Address 0x0F[5] writes are performed.
The ADV728x can be placed into a chip-wide, power-down mode The I2C master controller receives a no acknowledge condition
by setting the PWRDWN bit or by using the PWRDWN pin. on the ninth clock cycle when chip reset is implemented.
The power-down mode stops the clock from entering the digital When the reset bit is set to 0 (default), operation is normal.
section of the chip, thereby freezing its operation. No I2C bits are
When the reset bit is set to 1, the reset sequence starts.
lost during power-down mode. The PWRDWN bit also affects
the analog blocks and switches them into low current modes. GLOBAL PIN CONTROL
The I2C interface is unaffected and remains operational in Drive Strength Selection (I2C)
power-down mode.
DR_STR_S[1:0], Address 0xF4[1:0]
When PWRDWN is set to 0, the chip is operational. When
The DR_STR_S[1:0] bits allow the user to select the strength of
PWRDWN is set to 1 (default), the ADV728x is in a chip-wide,
the I2C signal output drivers. This affects the drive strength for
power-down mode.
the SDA and SCL pins.
Reset, Chip Reset, Address 0x0F[7]
Table 27. DR_STR_S Function
Setting this bit, which is equivalent to controlling the RESET
DR_STR_S[1:0] Description
pin on the ADV728x, issues a full chip reset. All I2C registers
are reset to their default/power-up values. Note that some register 00 Low drive strength (1×)1
bits do not have a reset value specified; they keep their last 01 (default) Medium low drive strength (2×)
written value. Those bits are marked as having a reset value of 10 Medium high drive strength (3×)
x in the register tables (see Table 104 and Table 106). After the 11 High drive strength (4×)
reset sequence, the part immediately starts to acquire the 1
The low drive strength setting is not recommended for the optimal
incoming video signal. performance of the ADV728x.

GENERAL-PURPOSE OUTPUT CONTROLS When GPO[0] is set to 1, Logic 1 is output from the GPO0 pin.
The ADV7280-M, ADV7281-M, ADV7281-MA, and GPO[1]
ADV7282-M have three general-purpose outputs (GPO). When GPO[1] is set to 0 (default), Logic 0 is output from the
Three GPOs GPO1 pin.
These outputs allow the user to control other devices in a When GPO[1] is set to 1, Logic 1 is output from the GPO1 pin.
system via the I2C port of the device.
GPO[2]
GPO_ENABLE, General-Purpose Output Enable,
When GPO[2] is set to 0 (default), Logic 0 is output from the
User Sub Map, Address 0x59[4] GPO2 pin.
When GPO_ENABLE is set to 0 (default), all GPO pins are When GPO[2] is set to 1, Logic 1 is output from the GPO2 pin.
tristated.
When GPO_ENABLE is set to 1, all GPO pins are in a driven Table 28. General-Purpose Output Truth Table
state. The polarity output from each GPO is controlled by GPO_ENABLE GPO[2:0] GPO2 GPO1 GPO0
GPO[3:0]. 0 XXX1 Z2 Z2 Z2
1 000 0 0 0
GPO[2:0], General-Purpose Outputs, User Sub Map,
1 001 0 0 1
Address 0x59[2:0] 1 010 0 1 0
Individual control of the four GPO ports is achieved using 1 011 0 1 1
GPO[2:0]. 1 100 1 0 0
GPO_ENABLE must be set to 1 for the GPO pins to become active. 1 101 1 0 1
1 110 1 1 0
GPO[0] 1 111 1 1 1
When GPO[0] is set to 0 (default), Logic 0 is output from the 1
X indicates any value.
GPO0 pin. 2
Z indicates high impedance.

GLOBAL STATUS REGISTER

Four registers provide summary information about the video STATUS 2
decoder. The IDENT register allows the user to identify the Status 2[7:0], Address 0x12[7:0]
revision code of the ADV728x. The other three registers Table 31. Status 2 Function
(Address 0x10, Address 0x12, and Address 0x13) contain Status 2[7:0] Bit Name Description
status bits from the ADV728x. 0 MVCS DET Detected Rovi (previously
IDENTIFICATION Macrovision) color striping
1 MVCS T3 Rovi color striping protection;
IDENT[7:0], Address 0x11[7:0] conforms to Type 3 if high, Type
This is the register identification of the ADV728x revision. Table 29 2 if low
describes the various versions of the ADV728x. 2 MV PS DET Detected Rovi pseudo sync
pulses
Table 29. IDENT CODE 3 MV AGC DET Detected Rovi AGC pulses
IDENT[7:0] Description 4 LL NSTD Line length is nonstandard
0x40 Pre-release Silicon 5 FSC NSTD fSC frequency is nonstandard
0x41 Pre-release Silicon 6 Reserved
0x42 Released Silicon 7 Reserved
STATUS 1 STATUS 3
Status 1[7:0], Address 0x10[7:0] Status 3[7:0], Address 0x13[7:0]
This read-only register provides information about the internal Table 32. Status 3 Function
status of the ADV728x. Status 3[7:0] Bit Name Description
See the CIL[2:0], Count into Lock, Address 0x51[2:0] section 0 INST_HLOCK Horizontal lock indicator
(instantaneous)
and the COL[2:0], Count Out of Lock, Address 0x51[5:3] section
1 Reserved
for details on timing.
2 SD_OP_50Hz Flags whether 50 Hz or 60 Hz is
Depending on the setting of the FSCLE bit, the status registers are present at output
based solely on horizontal timing information or on the horizontal 3 Reserved Reserved
timing and lock status of the color subcarrier. See the FSCLE, 4 FREE_RUN_ACT Flags if ADV728x has entered
fSC Lock Enable, Address 0x51[7] section. free-run mode (see Free-Run
Operation section)
Table 30. Status 1 Function
5 STD FLD LEN Field length is correct for
Status 1[7:0] Bit Name Description currently selected video
0 IN_LOCK In lock (now) standard
1 LOST_LOCK Lost lock (since last read) 6 Interlaced Interlaced video detected
2 FSC_LOCK fSC locked (now) (field sequence found)
3 FOLLOW_PW AGC follows peak white algorithm 7 PAL_SW_LOCK Reliable sequence of
4 AD_RESULT[0] Result of autodetection swinging bursts detected
5 AD_RESULT[1] Result of autodetection
6 AD_RESULT[2] Result of autodetection
7 COL_KILL Color kill active

AUTODETECTION RESULT Table 33. AD_RESULT Function
AD_RESULT[2:0] Description
AD_RESULT[2:0], Address 0x10[6:4]
000 NTSC M/NTSC J
The AD_RESULT[2:0] bits report back on the findings from the
001 NTSC 4.43
ADV728x autodetection block. See the General Setup section for
010 PAL M
more information on enabling the autodetection block and the
011 PAL 60
Autodetection of SD Modes section for more information on
100 PAL B/PAL G/PAL H/PAL I/PAL D
how to configure it.
101 SECAM
110 PAL Combination N
111 SECAM 525

VIDEO PROCESSOR
STANDARD DEFINITION PROCESSOR
MACROVISION VBI DATA STANDARD SLLC

DETECTION RECOVERY AUTODETECTION CONTROL
DIGITIZED CVBS
DIGITIZED Y (YC) LUMA LUMA
DIGITAL LUMA LUMA LUMA
FILTER GAIN RESAMPLE 2D COMB
FINE CONTROL
CLAMP
SYNC LINE RESAMPLE AV

LENGTH CODE ACE DITHER I2P SD PROCESSOR
EXTRACT CONTROL OUTPUT
PREDICTOR INSERTION
DIGITIZED CVBS
DIGITIZED C (YC) CHROMA MEASUREMENT
DIGITAL CHROMA CHROMA CHROMA CHROMA CHROMA BLOCK (≥ I2C)
FINE DEMOD FILTER GAIN RESAMPLE 2D COMB
CLAMP CONTROL VIDEO DATA
PROCESSING
BLOCK
INTERLACED TO
fSC
PROGRESSIVE
RECOVERY
CONVERTER BLOCK,
ADV7280, ADV7280-M
11935-019
ADV7282 AND
ADV7282-M ONLY
Figure 20. Block Diagram of Video Processor
Figure 20 shows a block diagram of the video processor within the  Chroma demodulation. This block employs a color subcarrier
ADV728x. The ADV728x can handle standard definition video (fSC) recovery unit to regenerate the color subcarrier for
in CVBS, Y/C, and YPrPb formats. It can be divided into a any modulated chroma scheme. The demodulation block
luminance and chrominance path. If the input video is of a then performs an AM demodulation for PAL and NTSC,
composite type (CVBS), both processing paths are fed with the and an FM demodulation for SECAM.
CVBS input. The output from the video processor is fed into  Chroma filter. This block contains a chroma decimation filter
a MIPI CSI-2 Tx block in the ADV728x-M models. In the (CAA) with a fixed response and some shaping filters (CSH)
ADV728x-T models, the output of the video processor is output that have selectable responses.
from the part in an ITU-R BT.656 video stream.  Chroma gain control. AGC can operate on several different
SD LUMA PATH modes, including gain based on the color subcarrier
amplitude, gain based on the depth of the horizontal sync
The input signal is processed by the following blocks:
pulse on the luma channel, or fixed manual gain.
 Luma digital fine clamp. This block uses a high precision  Chroma resample. The chroma data is digitally resampled
algorithm to clamp the video signal. to keep it perfectly aligned with the luma data. The
 Luma filter. This block contains a luma decimation filter resampling is done to correct for static and dynamic line
(YAA) with a fixed response and some shaping filters length errors of the incoming video signal.
(YSH) that have selectable responses.  Chroma 2D comb. The 2D, five line, super adaptive comb
 Luma gain control. The AGC can operate on a variety of filter provides high quality Y/C separation if the input
different modes, including gain based on the depth of the signal is CVBS.
horizontal sync pulse, peak white mode, and fixed manual  AV code insertion. At this point, the demodulated chroma
gain. (Cr and Cb) signal is merged with the retrieved luma values.
 Luma resample. To correct for line length errors as well as AV codes can be inserted (as per ITU-R BT.656).
dynamic line length changes, the data is digitally resampled.
 Luma 2D comb. The 2D comb filter provides Y/C separation. ACE, I2P, AND DITHER PROCESSING BLOCKS
 AV code insertion. At this point, the decoded luma (Y) signal  Adaptive contrast enhancement (ACE). This block offers
is merged with the retrieved chroma values. AV codes can improved visual detail by using an algorithm to auto-
be inserted (as per ITU-R BT.656). matically vary the contrast levels to enhance picture detail.
See the Adaptive Contrast Enhancement section.
SD CHROMA PATH  Dither. When enabled, this block converts the digital output
The input signal is processed by the following blocks: of the ADV728x from 8-bit pixel data down to 6-bit pixel
 Chroma digital fine clamp. This block uses a high precision data. This function makes it easier for the ADV728x to
algorithm to clamp the video signal. communicate with some LCD panels. See the Dither
Function section.

• Interlaced-to-progressive converter (I2P). This block is Autodetection of SD Modes
only available in the ADV7280, ADV7280-M, ADV7282, To guide the autodetect system of the ADV728x, individual
ADV7282-M, and ADV7283 models. This block converts enable bits are provided for each of the supported video standards.
interlaced video formats (480i and 576i) into progressive Setting the relevant bit to 0 inhibits the standard from being
video formats (480p and 576p). detected automatically. Instead, the system chooses the closest of
the remaining enabled standards. The results of the autodetection
SYNC PROCESSING block can be read back via the status registers (see the Global
The ADV728x extracts syncs embedded in the analog input Status Register section for more information).
video signal. The sync extraction is optimized to support VID_SEL[3:0], Address 0x02[7:4]
imperfect video sources, such as VCRs with head switches.
The actual algorithm used employs a coarse detection based on Table 34. VID_SEL Function
a threshold crossing, followed by a more detailed detection using VID_SEL[3:0] Description
an adaptive interpolation algorithm. The raw sync information 0000 (default) Autodetect PAL B/PAL G/PAL H/PAL I/PAL D,
is sent to a line length measurement and prediction block. The NTSC J (no pedestal), SECAM
output of this is then used to drive the digital resampling 0001 Autodetect PAL B/PAL G/PAL H/PAL I/PAL D,
NTSC M (pedestal), SECAM
section to ensure that the ADV728x outputs 720 active pixels
0010 Autodetect PAL N (pedestal), NTSC J
per line.
(no pedestal), SECAM
The sync processing on the ADV728x also includes the following 0011 Autodetect PAL N (pedestal), NTSC M
specialized postprocessing blocks that filter and condition the (pedestal), SECAM
raw sync information retrieved from the digitized analog video: 0100 NTSC J
0101 NTSC M
• VSYNC processor. This block provides extra filtering of the
0110 PAL 60
detected VSYNCs to improve vertical lock.
0111 NTSC 4.43
• HSYNC processor. The HSYNC processor is designed to
1000 PAL B/PAL G/PAL H/PAL I/PAL D
filter incoming HSYNCs that were corrupted by noise,
1001 PAL N = PAL B/PAL G/PAL H/PAL I/PAL D (with
providing much improved performance for video signals pedestal)
with a stable time base, but poor SNR. 1010 PAL M (without pedestal)
VBI DATA RECOVERY 1011 PAL M
1100 PAL Combination N
The ADV728x can retrieve the following information from the
1101 PAL Combination N (with pedestal)
input video:
1110 SECAM
• Wide screen signaling (WSS) 1111 SECAM
• Copy generation management system (CGMS)
AD_SEC525_EN, SECAM 525 Autodetect Enable,
• Closed captioning (CCAP)
Address 0x07[7]
• Rovi protection presence
• Teletext Setting AD_SEC525_EN to 0 (default) disables the autodetection
of a 525-line system with a SECAM style, FM-modulated color
The ADV728x is also capable of automatically detecting the component.
incoming video standard with respect to the following:
Setting AD_SEC525_EN to 1 enables the detection of a SECAM
• Color subcarrier frequency style, FM-modulated color component.
• Field rate
AD_SECAM_EN, SECAM Autodetect Enable,
• Line rate
Address 0x07[6]
The ADV728x can configure itself to support PAL B/PAL D/ Setting AD_SECAM_EN to 0 (default) disables the autodetection
PAL I/PAL G/PAL H, PAL M, PAL N, PAL Combination N, of SECAM.
NTSC M/NTSC J, SECAM 50 Hz/60 Hz, NTSC 4.43, and PAL 60.
Setting AD_SECAM_EN to 1 enables the detection of SECAM.
GENERAL SETUP
AD_N443_EN, NTSC 4.43 Autodetect Enable,
Video Standard Selection
Address 0x07[5]
The VID_SEL[3:0] bits (Address 0x02[7:4]) allow the user to
Setting AD_N443_EN to 0 disables the autodetection of NTSC
force the digital core into a specific video standard. This is not
style systems with a 4.43 MHz color subcarrier.
necessary under normal circumstances. The VID_SEL[3:0] bits
default to an autodetection mode that supports PAL, NTSC, Setting AD_N443_EN to 1 (default) enables the detection of
SECAM, and variants thereof. NTSC style systems with a 4.43 MHz color subcarrier.

AD_P60_EN, PAL 60 Autodetect Enable, Address 0x07[4] SFL_INV, Subcarrier Frequency Lock Inversion,
Address 0x41[6] (ADV7280 Only)
Setting AD_P60_EN to 0 disables the autodetection of PAL
systems with a 60 Hz field rate. This bit controls the behavior of the PAL switch bit in the
SFL (genlock telegram) data stream. Implemented to solve
Setting AD_P60_EN to 1 (default) enables the detection of PAL
compatibility issues with video encoders, it solves two
systems with a 60 Hz field rate.
problems.
AD_PALN_EN, PAL N Autodetect Enable,
First, the PAL switch bit is meaningful only in PAL. Some encoders
Address 0x07[3]
(including Analog Devices encoders) also look at the state of
Setting AD_PALN_EN to 0 (default) disables the detection of this bit in NTSC.
the PAL N standard. Second, there was a design change in Analog Devices encoders
Setting AD_PALN_EN to 1 enables the detection of the PAL N from ADV717x to ADV719x. The older versions used the SFL
standard. (genlock telegram) bit directly, whereas the newer ones invert
AD_PALM_EN, PAL M Autodetect Enable, the bit prior to using it. The reason for this is that the inversion
Address 0x07[2] compensated for the one line delay of an SFL (genlock telegram)
transmission.
Setting AD_PALM_EN to 0 (default) disables the autodetection
of PAL M. As a result, for the ADV717x and ADV73xx encoders, the PAL
switch bit in the SFL (genlock telegram) must be set to 0 for NTSC
Setting AD_PALM_EN to 1 enables the detection of PAL M. to work. For the older video encoders, the PAL switch bit in the
AD_NTSC_EN, NTSC Autodetect Enable, SFL must be set to 1 to work in NTSC. If the state of the PAL switch
Address 0x07[1] bit is wrong, a 180° phase shift occurs.
Setting AD_NTSC_EN to 0 (default) disables the detection of In a decoder/encoder back-to-back system in which SFL is used,
standard NTSC. this bit must be set up properly for the specific encoder used.
Setting AD_NTSC_EN to 1 enables the detection of standard NTSC. Setting SFL_INV to 0 (default) makes the part SFL compatible
with the ADV717x and ADV73xx video encoders.
AD_PAL_EN, PAL B/PAL D/PAL I/PAL G/PAL H
Autodetect Enable, Address 0x07[0] Setting SFL_INV to 1 makes the part SFL compatible with the
older video encoders.
Setting AD_PAL_EN to 0 (default) disables the detection of
standard PAL.
Setting AD_PAL_EN to 1 enables the detection of standard PAL.

SELECT THE RAW LOCK SIGNAL
SRLS FILTER THE RAW LOCK SIGNAL
CIL[2:0], COL[2:0]
TIME_WIN 1
0
FREE_RUN 0 COUNTER INTO LOCK STATUS 1[0]
COUNTER OUT OF LOCK
1
fSC LOCK MEMORY STATUS 1[1]
11935-020
TAKE fSC LOCK INTO ACCOUNT
FSCLE
Figure 21. Lock Related Signal Path
Lock Related Controls CIL[2:0], Count into Lock, Address 0x51[2:0]

Lock information is presented to the user through Bits[2:0] of the CIL[2:0] determines the number of consecutive lines for which
Status 1 register (see the Status 1[7:0], Address 0x10[7:0] section). the lock condition must be true before the system switches into
Figure 21 outlines the signal flow and the controls that are available the locked state and reports this via Status 1[1:0]. The bit counts
to influence the way the lock status information is generated. the value in lines of video.
SRLS, Select Raw Lock Signal, Address 0x51[6] Table 35. CIL Function
Using the SRLS bit, the user can choose between two sources for CIL[2:0] Number of Video Lines
determining the lock status (per Bits[1:0] in the Status 1 register). 000 1
See Figure 21. 001 2
010 5
• The TIME_WIN signal is based on a line-to-line evaluation
011 10
of the horizontal synchronization pulse of the incoming
100 (default) 100
video. It reacts quickly.
101 500
• The FREE_RUN signal evaluates the properties of the
110 1000
incoming video over several fields, taking vertical
111 100,000
synchronization information into account.
Setting SRLS to 0 (default) selects the FREE_RUN signal (to COL[2:0], Count Out of Lock, Address 0x51[5:3]
evaluate over several fields). COL[2:0] determines the number of consecutive lines for which
Setting SRLS to 1 selects the TIME_WIN signal (to evaluate on a the out-of-lock condition must be true before the system switches
line-to-line basis). into the unlocked state and reports this via Status 1[1:0]. It counts
the value in lines of video.
FSCLE, fSC Lock Enable, Address 0x51[7]
Table 36. COL Function
The FSCLE bit allows the user to choose whether the status of COL[2:0] Number of Video Lines
the color subcarrier loop is taken into account when the overall 000 1
lock status is determined and presented via Bits[1:0] in the 001 2
Status 1 register. This bit must be set to 0 when operating the 010 5
ADV728x in YPrPb component mode to generate a reliable 011 10
HLOCK status bit.
100 (default) 100
When FSCLE is set to 0 (default), the overall lock status is 101 500
dependent only on horizontal sync lock. 110 1000
When FSCLE is set to 1, the overall lock status is dependent on 111 100,000
horizontal sync lock and fSC lock.

COLOR CONTROLS SD_OFF_Cr[7:0], SD Offset Cr Channel, Address 0xE2[7:0]
These registers allow the user to control picture appearance, This register allows the user to select an offset for the Cr channel
including control of active data in the event of video being lost. only and to adjust the hue of the picture. There is a functional
These controls are independent of any other controls. For instance, overlap with the HUE[7:0] register.
brightness control is independent of picture clamping, although
both controls affect the dc level of the signal. Table 41. SD_OFF_Cr Function
SD_OFF_Cr[7:0] Description
CON[7:0], Contrast Adjust, Address 0x08[7:0]
0x80 (default) 0 mV offset applied to the Cr channel
This register allows the user to control contrast adjustment of 0x00 −312 mV offset applied to the Cr channel
the picture. 0xFF +312 mV offset applied to the Cr channel
Table 37. CON Function BRI[7:0], Brightness Adjust, Address 0x0A[7:0]
CON[7:0] Description
This register controls the brightness of the video signal. It allows
0x80 (default) Gain on luma channel = 1
the user to adjust the brightness of the picture.
0x00 Gain on luma channel = 0
0xFF Gain on luma channel = 2 Table 42. BRI Function
BRI[7:0] Description
SD_SAT_Cb[7:0], SD Saturation Cb Channel,
0x00 (default) Offset of the luma channel = 0 IRE
Address 0xE3[7:0]
0x7F Offset of the luma channel = +30 IRE
This register allows the user to control the gain of the Cb channel 0x80 Offset of the luma channel = −30 IRE
only, which in turn adjusts the saturation of the picture.
HUE[7:0], Hue Adjust, Address 0x0B[7:0]
Table 38. SD_SAT_Cb Function
This register contains the value for the color hue adjustment. It
SD_SAT_Cb[7:0] Description
allows the user to adjust the hue of the picture.
0x80 (default) Gain on Cb channel = 0 dB
0x00 Gain on Cb channel = −42 dB HUE[7:0] has a range of ±90°, with 0x00 equivalent to an
0xFF Gain on Cb channel = +6 dB adjustment of 0°. The resolution of HUE[7:0] is 1 bit = 0.7°.
SD_SAT_Cr[7:0], SD Saturation Cr Channel, The hue adjustment value is fed into the AM color demodulation
Address 0xE4[7:0] block. Therefore, it applies only to video signals that contain
chroma information in the form of an AM-modulated carrier
This register allows the user to control the gain of the Cr channel
(CVBS or Y/C in PAL or NTSC). It does not affect SECAM
only, which in turn adjusts the saturation of the picture.
and does not work on component video inputs (YPrPb).
Table 39. SD_SAT_Cr Function
Table 43. HUE Function
SD_SAT_Cr[7:0] Description
HUE[7:0] Description (Adjust Hue of the Picture)
0x80 (default) Gain on Cr channel = 0 dB
0x00 (default) Phase of the chroma signal = 0°
0x00 Gain on Cr channel = −42 dB
0x7F Phase of the chroma signal = −90°
0xFF Gain on Cr channel = +6 dB
0x80 Phase of the chroma signal = +90°
SD_OFF_Cb[7:0], SD Offset Cb Channel, Address 0xE1[7:0]
This register allows the user to select an offset for the Cb channel
only and to adjust the hue of the picture. There is a functional
overlap with the HUE[7:0] register (Address 0x0B).
Table 40. SD_OFF_Cb Function
SD_OFF_Cb[7:0] Description
0x80 (default) 0 mV offset applied to the Cb channel
0x00 −312 mV offset applied to the Cb channel
0xFF +312 mV offset applied to the Cb channel

DEF_Y[5:0], Default Value Y, Address 0x0C[7:2] Single Color Test Pattern
When the ADV728x loses lock on the incoming video signal or In this mode, the ADV728x device can be set to output the
when there is no input signal, the DEF_Y[5:0] register allows default luma and chroma data stored in DEF_Y and DEF_C
the user to specify a default luma value to be output. This value (see the Color Controls section).
is used under the following conditions: Color Bars Test Pattern
 If the DEF_VAL_AUTO_EN bit is set to 1 and the In this mode, the ADV728x device outputs the 100% color bars
ADV728x has lost lock to the input video signal, this is the pattern.
intended mode of operation (automatic mode).
Luma Ramp Test Pattern
 If the DEF_VAL_EN bit is set to 1, regardless of the lock
status of the video decoder, this is a forced mode that may In this mode, the ADV728x device outputs a series of vertical
be useful during configuration. bars. Each vertical bar is progressively brighter than the vertical
bar to its left.
The DEF_Y[5:0] values define the six MSBs of the output video.
Boundary Box Test Pattern
The remaining LSBs are padded with 0s. For example, in 8-bit
mode, the output is Y[7:0] = (DEF_Y[5:0], 0, 0). In this mode, the ADV728x device outputs a black screen with
a 1-pixel depth white border (see Figure 22).
For DEF_Y[5:0], 0x0D (blue) is the default value for Y.
Register 0x0C has a default value of 0x36.
DEF_C[7:0], Default Value C, Address 0x0D[7:0]
The DEF_C[7:0] register complements the DEF_Y[5:0] value. It
defines the four MSBs of Cr and Cb values to be output if:
 The DEF_VAL_AUTO_EN bit is set to high and the
11935-021
ADV728x cannot lock to the input video (automatic mode).
 The DEF_VAL_EN bit is set to high (forced output). Figure 22. Boundary Box Free-Run Test Pattern
The data that is finally output from the ADV728x for the chroma DEF_VAL_AUTO_EN, Default Value Automatic Enable,
side is Cr[4:0] = (DEF_C[7:4]) and Cb[4:0] = (DEF_C[3:0]). User Map, Address 0x0C[1]
For DEF_C[7:0], 0x7C (blue) is the default value for Cr and Cb. This bit enables the ADV728x to enter free-run mode if it
FREE-RUN OPERATION cannot decode the video signal that has been input.
Free-run mode provides the user with a stable clock and Table 44. DEF_VAL_AUTO_EN Function
predictable data if the input signal cannot be decoded, for DEF_VAL_AUTO_EN Description
example, if input video is not present. 0 The ADV728x outputs noise if it loses
lock with the inputted video signal.
The ADV728x automatically enters free-run mode if the input
1 (default) The ADV728x enters free-run mode if it
signal cannot be decoded. The user can prevent this operation loses lock with the inputted video signal.
by setting the DEF_VAL_AUTO_EN to 0. When the DEF_VAL_
AUTO_EN bit is set to 0, the ADV728x outputs noise if it DEF_VAL_EN, Default Value Enable, User Map,
cannot decode the input video. It is recommended that the user Address 0x0C[0]
keep DEF_VAL_AUTO_EN set to 1. This bit forces free-run mode.
The user can force free-run mode by setting the DEF_VAL_EN
Table 45. DEF_VAL_EN Function
bit to 1. This can be a useful tool in debugging system level issues.
DEF_VAL_EN Description
The VID_SEL[3:0] bits can be used to force the video standard 0 (default) Do not force free-run mode (that is, free-run
output in free-run mode (see the Video Standard Selection mode dependent on DEF_VAL_AUTO_EN)
section). 1 Force free-run mode
The user can also specify which data is output in free-run mode
with the FREE_RUN_PAT_SEL bits. The following test patterns
can be set using this function:
 Single color
 Color bars
 Luma ramp
 Boundary box

FREE_RUN_PAT_SEL[2:0], Free Run Pattern Select, User The clamping can be divided into two sections.
Map, Address 0x14[2:0]  Clamping before the ADC (analog domain): current sources
This function selects what data is output in free-run mode. and voltage sources.
 Clamping after the ADC (digital domain): digital processing
Table 46. FREE_FUN_PAT_SEL Function
block.
FREE_RUN_PAT_SEL Description
000 (default) Single color set by DEF_C and DEF_Y The primary task of the analog clamping circuits is to ensure that
controls; see the Color Controls section the video signal stays within the valid 1.0 V ADC input window
001 100% color bars so that the analog-to-digital conversion can take place. The current
010 Luma ramp. Note that to display sources in the AFE correct the dc level of the ac-coupled input
properly, the DEF_C register should be video signal before it is fed into the ADC. The digitized data from
set to 0x88; see the Color Controls
the ADC is then fed into the video processor. The digital fine
section
clamp block within the video processor corrects for any remaining
101 Boundary box
variation in the dc level. The video processor also sends clamp
CLAMP OPERATION control signals to the current sources. This feedback loop fine
The input video is ac-coupled into the ADV728x. This has the tunes the current clamp operation and compensates for any noise
advantage of protecting the ADV728x from STB events. However, on the input video signal. This maintains the dc level of the
the dc value of the input video needs to be restored. This process video signal during normal operation.
is referred to as clamping the video. This section explains the Differential CVBS Clamping Operation
general process of clamping on the ADV728x in both single- This section applies to the ADV7281, ADV7281-M,
ended and differential modes. This section also shows the different ADV7281-MA, ADV7282, ADV7282-M, and ADV7283
ways in which a user can configure clamp operation behavior. models only.
Single-Ended CVBS Clamp Operation The differential clamping operation works in a similar manner
The ADV728x uses a combination of current sources and a digital to the single-ended clamping operation (see the Single-Ended
processing block for clamping as shown in Figure 23. CVBS Clamp Operation section). In differential mode, a coarse
The analog processing channel shown is replicated three times clamp pulls the positive and negative video input to a common-
inside the IC. While only a single channel is needed for a single- mode voltage VCML (see Figure 24). The feedback loop
ended CVBS signal, two independent channels are needed for between the current clamps and the video processor fine tunes
Y/C (SVHS) type signals, and three independent channels are this coarse dc offset and makes the clamping robust to noise on the
needed to allow component signals (YPrPb) to be processed. video input. Note that the current clamps are controlled within
a feedback loop between the AFE and the video processor; the
coarse clamps are not.
ADV728x
ANALOG FRONT END (AFE) DIGITAL CORE
EXTERNAL AC CLAMP CONTROL
COUPLING
CAPACITOR
DATA PRE- VIDEO PROCESSOR
ADC WITH DIGITAL
PROCESSOR
CURRENT FINE CLAMP
SINGLE-ENDED SOURCE
ANALOG CLAMPS
11935-022
VIDEO INPUT
Figure 23. Single-Ended Clamping Overview

ADV728x
ANALOG FRONT END (AFE) DIGITAL CORE
EXTERNAL AC CLAMP CONTROL

COUPLING COARSE
CAPACITOR CLAMP
DATA PRE- VIDEO PROCESSOR
ADC WITH DIGITAL
PROCESSOR
CURRENT FINE CLAMP
POSITIVE
DIFFERENTIAL ANALOG SOURCE
VIDEO INPUT VCML CLAMPS
NEGATIVE
DIFFERENTIAL ANALOG CURRENT
VIDEO INPUT SOURCE
CLAMPS
EXTERNAL AC COARSE
COUPLING
11935-023
CLAMP CLAMP CONTROL

CAPACITOR
Figure 24. Differential Clamping Overview

Clamp Operation Controls • Luma shaping filters (YSH). The shaping filter block is a
The following sections describe the I2C signals that can be used programmable low-pass filter with a wide variety of responses.
to influence the behavior of the clamping block. It can be used to reduce selectively the luma video signal
bandwidth (needed prior to scaling, for example). For some
CCLEN, Current Clamp Enable, Address 0x14[4]
video sources that contain high frequency noise, reducing
The current clamp enable bit allows the user to switch off all the the bandwidth of the luma signal improves visual picture
current sources in the AFE simultaneously. This may be useful quality. If the video is low-pass filtered, a follow-on video
if the incoming analog video signal is clamped externally. compression stage can work more efficiently.
When CCLEN is set to 0, the current sources are switched off. The ADV728x has two responses for the shaping filter: one
that is used for good quality composite, component, and SVHS
When CCLEN is set to 1 (default), the current sources are
type sources; and a second for nonstandard CVBS signals.
enabled.
The YSH filter responses also include a set of notches for
DCT[1:0], Digital Clamp Timing, Address 0x15[6:5] PAL and NTSC. However, using the comb filters for Y/C
The clamp timing register determines the time constant of the separation is recommended.
digital fine clamp circuitry. Note that the digital fine clamp reacts • Digital resampling filter. This block allows dynamic
quickly because it immediately corrects any residual dc level error resampling of the video signal to alter parameters such as
for the active line. The time constant from the digital fine clamp the time base of a line of video. Fundamentally, the resampler
must be much quicker than the one from the analog blocks. is a set of low-pass filters. The actual response is chosen by the
system with no requirement for user intervention.
By default, the time constant of the digital fine clamp is adjusted
dynamically to suit the currently connected input signal. Figure 26 through Figure 29 show the overall response of all filters
together. Unless otherwise noted, the filters are set into a typical
Table 47. DCT Function wideband mode.
DCT[1:0] Description
Y Shaping Filter
00 (default) Slow (TC = 1 sec)
01 Medium (TC = 0.5 sec) For input signals in CVBS format, the luma shaping filters play
10 Fast (TC = 0.1 sec) an essential role in removing the chroma component from a
11 Determined by ADV728x, depending on the composite signal. Y/C separation must aim for the best possible
input video parameters crosstalk reduction while still retaining as much bandwidth
(especially on the luma component) as possible. High quality
DCFE, Digital Clamp Freeze Enable, Address 0x15[4] Y/C separation can be achieved by using the internal comb
This register bit allows users to freeze the digital clamp loop at filters of the ADV728x. Comb filtering, however, relies on the
any time (do their own clamping). Users can disable the current frequency relationship of the luma component (multiples of the
sources for analog clamping via the appropriate register bits, video line rate) and the color subcarrier (fSC). For good quality
wait until the digital clamp loop settles, and then freeze it via CVBS signals, this relationship is known; the comb filter algorithms
the DCFE bit. can be used to separate luma and chroma with high accuracy.
When DCFE is set to 0 (default), the digital clamp is operational. In the case of nonstandard video signals, the frequency relationship
When DCFE is set to1, the digital clamp loop is frozen. may be disturbed, and the comb filters may not be able to remove
all crosstalk artifacts in the best fashion without the assistance
LUMA FILTER of the shaping filter block.
Data from the digital fine clamp block is processed by the three An automatic mode is provided that allows the ADV728x to
sets of filters that follow. The data format at this point is CVBS evaluate the quality of the incoming video signal and select the
for CVBS input or luma only for Y/C and YPrPb input formats. filter responses in accordance with the signal quality and video
• Luma antialias filter (YAA). The ADV728x receives video at standard. YFSM, WYSFMOVR, and WYSFM allow the user to
a rate of 28.6363 MHz. (In the case of 4× oversampled video, manually override the automatic decisions in part or in full.
the ADC samples at 57.27 MHz, and the first decimation is The luma shaping filter has the following control bits.
performed inside the DPP filters. Therefore, the data rate
into the ADV728x is always 28.6363 MHz.) The ITU-R • YSFM[4:0] allows the user to manually select a shaping
BT.601 recommends a sampling frequency of 13.5 MHz. filter mode (applied to all video signals) or to enable an
The luma antialias filter decimates the oversampled video automatic selection (depending on video quality and video
using a high quality linear phase, low-pass filter that preserves standard).
the luma signal while, at the same time, attenuating out-of- • WYSFMOVR allows the user to manually override the
band components. The luma antialias filter (YAA) has a WYSFM decision.
fixed response.

 WYSFM[4:0] allows the user to select a different shaping The Y-shaping filter mode operates as follows:
filter mode for good quality composite (CVBS), component  If the YSFM settings specify a filter (that is, YSFM is set
(YPrPb), and SVHS (Y/C) input signals. to values other than 00000 or 00001), the chosen filter is
In automatic mode, the system preserves the maximum possible applied to all video, regardless of its quality.
bandwidth for good CVBS sources (because they can be successfully  In automatic selection mode, the notch filters are only used
combed) as well as for luma components of YPrPb and Y/C for bad quality video signals. For all other video signals,
sources (because they need not be combed). For poor quality wideband filters are used.
signals, the system selects from a set of proprietary shaping
WYSFMOVR, Wideband Y Shaping Filter Override,
filter responses that complements comb filter operation to
Address 0x18[7]
reduce visual artifacts.
Setting the WYSFMOVR bit enables the use of the WYSFM[4:0]
The decisions of the control logic are shown in Figure 25.
settings for good quality video signals. For more information on
YSFM[4:0], Y Shaping Filter Mode, Address 0x17[4:0] luma shaping filters, see the Y Shaping Filter section and the
The Y shaping filter mode bits allow the user to select from flowchart shown in Figure 25.
a wide range of low-pass and notch filters. When switched in When WYSFMOVR is set to 0, the shaping filter for good quality
automatic mode, the filter selection is based on other register video signals is selected automatically.
selections, such as detected video standard, as well as properties
When WYSFMOVR is set to 1 (default), it enables manual
extracted from the incoming video itself, such as quality and time
override via WYSFM[4:0].
base stability. The automatic selection always selects the widest
possible bandwidth for the video input encountered (see Table 48).
SET YSFM
YES YSFM IN AUTO MODE? NO

00000 OR 00001
VIDEO
QUALITY
BAD GOOD
USE YSFM SELECTED
FILTER REGARDLESS OF
VIDEO QUALITY
AUTO SELECT LUMA
SHAPING FILTER TO WYSFMOVR
COMPLEMENT COMB
1 0
SELECT WIDEBAND
11935-024
SELECT AUTOMATIC
FILTER AS PER WIDEBAND FILTER
WYSFM[4:0]
Figure 25. YSFM and WYSFM Control Flowchart

Table 48. YSFM Function WYSFM[4:0], Wideband Y Shaping Filter Mode,
YSFM[4:0] Description Address 0x18[4:0]
00000 Automatic selection including a wide notch The WYSFM[4:0] bits allow the user to manually select a shaping
response (PAL/NTSC/SECAM)
filter for good quality video signals, such as CVBS with stable
00001 (default) Automatic selection including a narrow notch
response (PAL/NTSC/SECAM) time base, luma component of YPrPb, and luma component of
00010 SVHS 1 Y/C. The WYSFM bits are active only if the WYSFMOVR bit is
00011 SVHS 2 set to 1. See the general discussion of the shaping filter settings in
00100 SVHS 3 the Y Shaping Filter section.
00101 SVHS 4 Table 49. WYSFM Function
00110 SVHS 5 WYSFM[4:0] Description
00111 SVHS 6
00000 Reserved, do not use
01000 SVHS 7
00001 Reserved, do not use
01001 SVHS 8
00010 SVHS 1
01010 SVHS 9
00011 SVHS 2
01011 SVHS 10
00100 SVHS 3
01100 SVHS 11
00101 SVHS 4
01101 SVHS 12
00110 SVHS 5
01110 SVHS 13
00111 SVHS 6
01111 SVHS 14
01000 SVHS 7
10000 SVHS 15
01001 SVHS 8
10001 SVHS 16
01010 SVHS 9
10010 SVHS 17
01011 SVHS 10
10011 SVHS 18 (CCIR 601)
01100 SVHS 11
10100 PAL NN1
01101 SVHS 12
10101 PAL NN2
01110 SVHS 13
10110 PAL NN3
01111 SVHS 14
10111 PAL WN1
10000 SVHS 15
11000 PAL WN2
10001 SVHS 16
11001 NTSC NN1
10010 SVHS 17
11010 NTSC NN2
10011 (default) SVHS 18 (CCIR 601)
11011 NTSC NN3
10100 to 11111 Reserved, do not use
11100 NTSC WN1
11101 NTSC WN2
11110 NTSC WN3
11111 Reserved

The filter plots in Figure 26 show the SVHS 1 (narrowest) to COMBINED Y ANTIALIAS, CCIR MODE SHAPING FILTER,
Y RESAMPLE
SVHS 18 (widest) shaping filter settings. Figure 28 shows the PAL 0
notch filter responses. The NTSC notch filter responses are shown
in Figure 29. –20
COMBINED Y ANTIALIAS, SVHS LOW-PASS FILTERS,
Y RESAMPLE
AMPLITUDE (dB)
–40
0
–60
–10
–80
–20
AMPLITUDE (dB)
–30 –100
–40
–120
11935-026
0 2 4 6 8 10 12
–50 FREQUENCY (MHz)
Figure 27. Combined Y Antialias, CCIR Mode Shaping Filter

–60
COMBINED Y ANTIALIAS, PAL NOTCH FILTERS,

–70 Y RESAMPLE
11935-025
0 2 4 6 8 10 12
FREQUENCY (MHz) 0
Figure 26. Y SVHS Combined Responses
–10
CHROMA FILTER
–20
Data from the digital fine clamp block is processed by the three
AMPLITUDE (dB)
sets of filters that follow. The data format at this point is CVBS for –30
CVBS (or differential CVBS) inputs, chroma only for Y/C, or U/V
–40
interleaved for YPrPb input formats.
• Chroma antialias filter (CAA). The ADV728x oversamples the –50
CVBS by a factor of 4 and the chroma/YPrPb by a factor of 2.

–60
A decimating filter (CAA) is used to preserve the active video
band and to remove any out-of-band components. The –70
11935-027
0 2 4 6 8 10 12
CAA filter has a fixed response. FREQUENCY (MHz)
• Chroma shaping filters (CSH). The shaping filter block Figure 28. Combined Y Antialias, PAL Notch Filters
(CSH) can be programmed to perform a variety of low-pass
responses. It can be used to selectively reduce the bandwidth COMBINED Y ANTIALIAS, NTSC NOTCH FILTERS,
Y RESAMPLE
of the chroma signal for scaling or compression.
• Digital resampling filter. This block allows dynamic 0
resampling of the video signal to alter parameters,0 such as –10

the time base of a line of video. Fundamentally, the resampler
is a set of low-pass filters. The actual response is chosen by –20
AMPLITUDE (dB)
the system without user intervention. –30
Figure 30 shows the overall response of all filters together.

–40
–50
–60
–70
11935-028
0 2 4 6 8 10 12
FREQUENCY (MHz)
Figure 29. Combined Y Antialias Filter, NTSC Notch Filters

COMBINED C ANTIALIAS, C SHAPING FILTER,
C RESAMPLER As shown in Figure 33, the ADV728x can decode a video signal
0 as long as it fits into the ADC window. The components for this
are the amplitude of the input signal and the dc level it resides on.
–10 The dc level is set by the clamping circuitry (see the Clamp
Operation section).
ATTENUATION (dB)
–20
If the amplitude of the analog video signal is too high, clipping
may occur, resulting in visual artifacts. The analog input range
–30
of the ADC, together with the clamp level, determines the
maximum supported amplitude of the video signal.
–40
Figure 31 and Figure 32 show the typical voltage divider networks
–50 required to keep the input video signal within the allowed range of
the ADC, 0 V to 1 V. The circuit in Figure 31 should be placed
–60 before all the single-ended analog inputs to the ADV728x, and
11935-029
0 1 2 3 4 5 6
FREQUENCY (MHz) place the circuit in Figure 32 before all the differential inputs to
Figure 30. Chroma Shaping Filter Responses
the ADV728x.
Note differential inputs can only be applied directly to the
CSFM[2:0], C Shaping Filter Mode, Address 0x17[7:5]
ADV7281, ADV7281-M, ADV7281-MA, ADV7282, ADV7282-M,
The C shaping filter mode bits allow the user to select from a and ADV7283 models.
range of low-pass filters for the chrominance signal. When ANALOG VIDEO
switched in automatic mode, the widest filter is selected based INPUT 100nF
AIN
on the video standard/format and user choice (see the 000 and 24Ω
11935-030
51Ω
001 settings in Table 50).
Table 50. CSFM Function Figure 31. Single-Ended Input Voltage Divider Network
CSFM[2:0] Description ANALOG_INPUT
CVBS_1P 0.1µF
000 (default) Autoselection 1.5 MHz bandwidth 1.3kΩ
AINx
001 Autoselection 2.17 MHz bandwidth
430Ω
010 SH1
011 SH2 75Ω
100 SH3 ANALOG_INPUT 430Ω

CVBS_1N 0.1µF
101 SH4 1.3kΩ
11935-031
AINx
110 SH5
111 Wideband mode
Figure 32. Differential Input Voltage Divider Network
Figure 30 shows the responses of SH1 (narrowest) to SH5 The minimum supported amplitude of the input video is
(widest) in addition to the wideband mode (shown in red). determined by the ability of the ADV728x to retrieve horizontal
GAIN OPERATION and vertical timing and to lock to the color burst, if present.
The gain control within the ADV728x is done on a purely digital There are separate gain control units for luma and chroma data.
basis. The input ADC supports a 10-bit range mapped into a 1.0 V Both can operate independently of each other. The chroma unit,
analog voltage range. Gain correction takes place after the however, can also take its gain value from the luma path.
digitization in the form of a digital multiplier.
Advantages of this architecture over the commonly used
programmable gain amplifier (PGA) before the ADC include
the fact that the gain is now completely independent of supply,
temperature, and process variations.

The possible AGC modes are shown in Table 51. It is possible to freeze the automatic gain control loops. This causes
the loops to stop updating and the AGC determined gain at the
Table 51. AGC Modes
time of the freeze to stay active until the loop is either unfrozen
Input Video Type Luma Gain Chroma Gain
or the gain mode of operation is changed.
Any Manual gain luma Manual gain chroma
CVBS Dependent on Dependent on color- The currently active gain from any of the modes can be read
horizontal sync depth burst amplitude back. Refer to the description of the dual-function manual gain
taken from luma path registers, LG[11:0] luma gain and CG[11:0] chroma gain, in the
Peak white Dependent on color- Luma Gain section and Chroma Gain section, respectively.
burst amplitude
taken from luma path
Y/C Dependent on Dependent on color-
horizontal sync depth burst amplitude
taken from luma path
Peak white Dependent on color-
burst amplitude
YPrPb Dependent on Taken from luma path
horizontal sync depth
ANALOG VOLTAGE RANGE SUPPORTED BY ADC
(1V RANGE FOR ADV7182)
MAXIMUM
VOLTAGE
VIDEO PROCESSOR
(GAIN SELECTION ONLY)
DATA PRE-
ADC PROCESSOR
(DPP)
GAIN
CONTROL
11935-032
MINIMUM CLAMP
VOLTAGE LEVEL
Figure 33. Gain Control Overview

Luma Gain LG[11:0], Luma Gain, Address 0x2F[3:0], Address 0x30[7:0]
LAGC[2:0], Luma Automatic Gain Control, LMG[11:0], Luma Manual Gain, Address 0x2F[3:0],
Address 0x2C[6:4] Address 0x30[7:0]
The luma automatic gain control mode bits select the operating Luma gain[11:0] is a dual-function register. If all of these bits
mode for the gain control in the luma path. are written to, a desired manual luma gain can be programmed.
The peak white algorithm is used to detect if the input video This gain becomes active if the LAGC[2:0] mode is switched to
amplitude exceeds the ADC input range of the ADV728x. If this manual fixed gain. Equation 1 shows how to calculate a desired
is so, then the ADV728x reduces its internal luma gain to gain.
prevent the signal from becoming saturated. If read back, this register returns the current gain value.
Table 52. LAGC Function Depending on the setting in the LAGC[2:0] bits, the value is
one of the following:
LAGC[2:0] Description
000 Manual fixed gain (use LMG[11:0]) • Luma manual gain value (LAGC[2:0] set to luma manual
001 AGC (blank level to sync tip), peak white algorithm off gain mode)
010 (default) AGC (blank level to sync tip), peak white algorithm on • Luma automatic gain value (LAGC[2:0] set to either of the
011 Reserved automatic modes)
100 Reserved
101 Reserved
Table 54. LG/LMG Function
110 Reserved LG[11:0]/LMG[11:0] Read/Write Description
111 Freeze gain LMG[11:0] = x Write Manual gain for luma path
LG[11:0] = x Read Actual used gain
LAGT[1:0], Luma Automatic Gain Timing,
Address 0x2F[7:6] LMG[11 : 0]
Luma Gain ≅ (1)
Luma Calibration Factor
The luma automatic gain timing register allows the user to
influence the tracking speed of the luminance automatic gain where LMG[11:0] is a decimal value between 1024 and 4095.
control. This register has an effect only if the LAGC[2:0] register
Calculation of the Luma Calibration Factor
is set to 001 or 010 (automatic gain control modes).
1. Using a video source, set the content to a gray field and
If peak white AGC is enabled and active (see the Status 1[7:0],
apply a standard CVBS signal to the CVBS input of
Address 0x10[7:0] section), the actual gain update speed is dictated
the board.
by the peak white AGC loop and, as a result, the LAGT settings
2. Using an oscilloscope, measure the signal at the CVBS input
have no effect. As soon as the part leaves peak white AGC, LAGT
to ensure that its sync depth, color burst, and luma are at
becomes relevant again.
the standard levels.
The update speed for the peak white algorithm can be customized 3. Connect the output of the ADV728x to a backend system
by the use of internal parameters. that has unity gain and monitor the output voltage.
4. Measure the luma level correctly from the black level. Turn
Table 53. LAGT Function
off the luma AGC and manually change the value of the luma
LAGT[1:0] Description
manual gain control register, LMG[11:0], until the output
00 Slow (time constant = 2 sec) luma level matches the input measured in Step 2.
01 Medium (time constant = 1 sec)
10 Fast (time constant = 0.2 sec) This value, in decimal, is the luma calibration factor.
11 (default) Adaptive Chroma Gain
PW_UPD, Peak White Update, Address 0x2B[0] CAGC[1:0], Chroma Automatic Gain Control,
Address 0x2C[1:0]
The peak white and average video algorithms determine the
gain based on measurements taken from the active video. The The two bits of the color automatic gain control mode select the
PW_UPD bit determines the rate of gain change. LAGC[2:0] must basic mode of operation for the automatic gain control in the
be set to the appropriate mode to enable the peak white or average chroma path.
video mode in the first place. For more information, see the Table 55. CAGC Function
LAGC[2:0], Luma Automatic Gain Control, Address 0x2C[6:4]
CAGC[1:0] Description
section.
00 Manual fixed gain (use CMG[11:0])
Setting PW_UPD to 0 updates the gain once per video line. 01 Use luma gain for chroma
Setting PW_UPD to 1 (default) updates the gain once per field. 10 (default) Automatic gain (based on color burst)
11 Freeze chroma gain

CAGT[1:0], Chroma Automatic Gain Timing, CKE, Color Kill Enable, Address 0x2B[6]
Address 0x2D[7:6] The color kill enable bit allows the optional color kill function
The chroma automatic gain timing register allows the user to to be switched on or off.
influence the tracking speed of the chroma automatic gain For QAM-based video standards (PAL and NTSC), as well as
control. This register has an effect only if the CAGC[1:0] bits FM-based systems (SECAM), the threshold for the color kill
are set to 10 (automatic gain). decision is selectable via the CKILLTHR[2:0] bits.
Table 56. CAGT Function If color kill is enabled and the color carrier of the incoming
CAGT[1:0] Description video signal is less than the threshold for 128 consecutive video
00 Slow (time constant = 2 sec) lines, color processing is switched off (black and white output).
01 Medium (time constant = 1 sec) To switch the color processing back on, another 128 consecutive
10 Reserved lines with a color burst greater than the threshold are required.
11 (default) Adaptive The color kill option works only for input signals with a modulated
CG[11:0], Chroma Gain, Address 0x2D[3:0], chroma part. For component input (YPrPb), there is no color kill.
Address 0x2E[7:0]; Set CKE to 0 to disable color kill.
CMG[11:0], Chroma Manual Gain, Address 0x2D[3:0], Set CKE to 1 (default) to enable color kill.
Address 0x2E[7:0]
CKILLTHR[2:0], Color Kill Threshold, Address 0x3D[6:4]
Chroma gain[11:0] is a dual-function register. If written to, a
desired manual chroma gain can be programmed. This gain The CKILLTHR[2:0] bits allow the user to select a threshold for
becomes active if the CAGC[1:0] function is switched to manual the color kill function. The threshold applies only to QAM-based
fixed gain. See Equation 2 for calculating a desired gain. (NTSC and PAL) or FM-modulated (SECAM) video standards.
If read back, this register returns the current gain value. Depending To enable the color kill function, the CKE bit must be set. For the
on the setting in the CAGC[1:0] bits, this is either: 000, 001, 010, and 011 settings, chroma demodulation inside
the ADV728x may not work satisfactorily for poor input video
• The chroma manual gain value (CAGC[1:0] set to chroma signals.
manual gain mode).
• The chroma automatic gain value (CAGC[1:0] set to either Table 58. CKILLTHR Function
of the automatic modes). Description
CKILLTHR[2:0] NTSC, PAL SECAM
Table 57. CG/CMG Function 000 Kill at <0.5% No color kill
CG[11:0]/CMG[11:0] Read/Write Description 001 Kill at <1.5% Kill at <5%
CMG[11:0] Write Manual gain for chroma path 010 (default) Kill at <2.5% Kill at <7%
CG[11:0] Read Currently active gain 011 Kill at <4% Kill at <8%
100 Kill at <8.5% Kill at <9.5%
CMG[11 : 0]decimal
Chroma_Gain ≅ (2) 101 Kill at <16% Kill at <15%
ChromaCalibrationFactor
110 Kill at <32% Kill at <32%
where ChromaCalibrationFactor is a decimal value between 0 111 Reserved for Analog Devices internal use only;
and 4095. do not select
Calculation of Chroma Calibration Factor CHROMA TRANSIENT IMPROVEMENT (CTI)
Take the following steps to calculate the chroma calibration factor: The signal bandwidth allocated for chroma is typically much
1. Apply a CVBS signal with the color bars/SMPTE bars test smaller than that for luminance. In the past, this was a valid way
pattern content directly to the measurement equipment. to fit a color video signal into a given overall bandwidth because
2. Ensure correct termination of 75 Ω on the measurement the human eye is less sensitive to chrominance than to luminance.
equipment. Measure chroma output levels. The uneven bandwidth, however, may lead to visual artifacts in
3. Reconnect the source to the CVBS input of the ADV728x sharp color transitions. At the border of two bars of color, both
system that has a back end gain of 1. Repeat the measurement components (luma and chroma) change at the same time (see
of chroma levels. Figure 34). Due to the higher bandwidth, the signal transition
4. Turn off the chroma AGC and manually change the of the luma component is usually much sharper than that of the
chroma gain control register, CMG[11:0], until the chroma chroma component. The color edge is not sharp, and in the
level matches that measured directly from the source. worst case, it can be blurred over several pixels.
This value, in decimal, is the chroma calibration factor.

Table 59. CTI_AB Function
CTI_AB[1:0] Description
LUMA SIGNAL WITH A
LUMA SIGNAL
TRANSITION, ACCOMPANIED
BY A CHROMA TRANSITION
00 Sharpest mixing between sharpened and
original chroma signal
01 Sharp mixing
10 Smooth mixing
ORIGINAL, SLOW CHROMA
11 (default) Smoothest mixing between sharpened and
DEMODULATED TRANSITION PRIOR TO CTI original chroma signal
CHROMA SIGNAL
11935-033
SHARPENED CHROMA
TRANSITION AT THE
OUTPUT OF CTI CTI_C_TH[7:0], CTI Chroma Threshold, Address 0x4E[7:0]
Figure 34. CTI Luma/Chroma Transition The CTI_C_TH[7:0] value is an unsigned, 8-bit number specifying
The chroma transient improvement block examines the input video how big the amplitude step in a chroma transition must be if it
data. It detects transitions of chroma and can be programmed to is going to be steepened by the CTI block. Programming a small
create steeper chroma edges in an attempt to artificially restore lost value into this register causes even smaller edges to be steepened by
color bandwidth. The CTI block, however, operates only on edges the CTI block. Making CTI_C_TH[7:0] a large value causes the
above a certain threshold to ensure that noise is not emphasized. block to improve large transitions only.
Care was taken to ensure that edge ringing and undesirable The default value for CTI_C_TH[7:0] is 0x08.
saturation or hue distortion are avoided.
DIGITAL NOISE REDUCTION (DNR) AND LUMA
Chroma transient improvements are needed primarily for signals PEAKING FILTER
that have severe chroma bandwidth limitations. For those types
Digital noise reduction is based on the assumption that high
of signals, it is strongly recommended to enable the CTI block
frequency signals with low amplitude are probably noise and that
via CTI_EN.
their removal, therefore, improves picture quality. The two DNR
CTI_EN, Chroma Transient Improvement (CTI) Enable, blocks in the ADV728x are the DNR1 block before the luma
Address 0x4D[0] peaking filter and the DNR2 block after the luma peaking filter,
Set CTI_EN to 0 to disable the CTI block. as shown in Figure 35.
Set CTI_EN to 1 (default) to enable the CTI block.
CTI_AB_EN, Chroma Transient Improvement Alpha
Blend Enable, Address 0x4D[1] LUMA LUMA LUMA
SIGNAL DNR1 PEAKING DNR2 OUTPUT
The CTI_AB_EN bit enables an alpha blend function within FILTER
the CTI block. If set to 1, the alpha blender mixes the transient
11935-034
improved chroma with the original signal. The sharpness of the
alpha blending can be configured via the CTI_AB[1:0] bits.
Figure 35. DNR and Peaking Block Diagram
For the alpha blender to be active, the CTI block must be enabled
via the CTI_EN bit. DNR and Peaking
Set CTI_AB_EN to 0 to disable the CTI alpha blender. DNR_EN, Digital Noise Reduction Enable, Address 0x4D[5]
Set CTI_AB_EN to 1 (default) to enable the CTI alpha-blend The DNR_EN bit enables the DNR block or bypasses it.
mixing function.
CTI_AB[1:0], Chroma Transient Improvement Alpha Table 60. DNR_EN Function
Blend, Address 0x4D[3:2] Setting Description
The CTI_AB[1:0] controls the behavior of alpha blend circuitry 0 Bypasses the DNR block (disable)
that mixes the sharpened chroma signal with the original one. It 1 (default) Enables the DNR block
thereby controls the visual impact of CTI on the output data.
DNR_TH[7:0], DNR Noise Threshold 1, Address 0x50[7:0]
For CTI_AB[1:0] to become active, the CTI block must be
enabled via the CTI_EN bit, and the alpha blender must be The DNR1 block is positioned before the luma peaking block.
switched on via CTI_AB_EN. The DNR_TH[7:0] value is an unsigned, 8-bit number used to
determine the maximum edge that is interpreted as noise and,
Sharp blending maximizes the effect of CTI on the picture; therefore, blanked from the luma data. Programming a large value
however, it may also increase the visual impact of small amplitude, into DNR_TH[7:0] causes the DNR block to interpret even large
high frequency chroma noise. transients as noise and remove them. As a result, the effect on
the video data is more visible. Programming a small value causes
only small transients to be seen as noise and to be removed.
Table 61. DNR_TH[7:0] Function DNR_TH2[7:0], DNR Noise Threshold 2, Address 0xFC[7:0]
Setting Description The DNR2 block is positioned after the luma peaking block
0x08 (default) Threshold for maximum luma edges to be and, therefore, affects the gained luma signal. It operates in the
interpreted as noise
same way as the DNR1 block; however, there is an independent
PEAKING_GAIN[7:0], Luma Peaking Gain, threshold control, DNR_TH2[7:0], for this block. This value is
Address 0xFB[7:0] an unsigned, 8-bit number used to determine the maximum
edge that is interpreted as noise and, therefore, blanked from
This filter can be manually enabled. The user can select to boost
the luma data. Programming a large value into DNR_TH2[7:0]
or to attenuate the midregion of the Y spectrum around 3 MHz.
causes the DNR block to interpret even large transients as noise
The peaking filter can visually improve the picture by showing
and remove them. As a result, the effect on the video data is more
more definition on the picture details that contain frequency
visible. Programming a small value causes only small transients
components around 3 MHz. The default value on this register
to be seen as noise and to be removed.
passes through the luma data unaltered. A lower value attenuates
the signal, and a higher value gains the luma signal. A plot of Table 63. DNR_TH2[7:0] Function
the responses of the filter is shown in Figure 36. Setting Description
0x04 (default) Threshold for maximum luma edges to be
Table 62. PEAKING_GAIN[7:0] Function
interpreted as noise
Setting Description
0x40 (default) 0 dB response COMB FILTERS
PEAKING GAIN USING BP FILTER
The comb filters of the ADV728x can automatically handle
15
video of all types, standards, and levels of quality. The NTSC
and PAL configuration registers allow the user to customize the
10
comb filter operation depending on which video standard is
detected (by autodetection) or selected (by manual programming).
FILTER RESPONSE (dB)
NTSC Comb Filter Settings

0
These settings are used for NTSC M/NTSC J CVBS inputs.
–5
NSFSEL[1:0], Split Filter Selection, NTSC, Address 0x19[3:2]
–10 The NSFSEL[1:0] control selects how much of the overall signal
bandwidth is fed to the combs. A narrow split filter selection
–15
results in better performance on diagonal lines but more dot
–20
crawl in the final output image. The opposite is true for selecting
11935-035
0 1 2 3 4 5 6 7 a wide bandwidth split filter.

FREQUENCY (MHz)
Figure 36. Peaking Filter Responses Table 64. NSFSEL Function

NSFSEL[1:0] Description
00 (default) Narrow
01 Medium
10 Medium
11 Wide

CTAPSN[1:0], Chroma Comb Taps, NTSC, YCMN[2:0], Luma Comb Mode, NTSC, Address 0x38[2:0]
Address 0x38[7:6]
Table 67. YCMN Function
Table 65. CTAPSN Function YCMN[2:0] Description Configuration
CTAPSN[1:0] Description 000 (default) Adaptive comb mode Adaptive three-lines
00 Do not use (three taps) luma comb
01 NTSC chroma comb adapts three lines to two lines 100 Disable luma comb Use low-pass/notch
10 (default) NTSC chroma comb adapts five lines to three lines filter; see the Y Shaping
Filter section
11 NTSC chroma comb adapts five lines to four lines
101 Fixed luma comb (top Fixed luma comb two-
CCMN[2:0], Chroma Comb Mode, NTSC, Address 0x38[5:3] lines of line memory) line (two taps)
110 Fixed luma comb (all Fixed luma comb three-
Table 66. CCMN Function lines of line memory) line (three taps)
CCMN[2:0] Description Configuration 111 Fixed luma comb Fixed luma comb two-
000 Adaptive comb mode Three-line adaptive (bottom lines of line line (two taps)
(default) chroma comb for memory)
CTAPSN = 01
Four-line adaptive PAL Comb Filter Settings
chroma comb for These settings are used for PAL B/PAL G/PAL H/PAL I/PAL D,
CTAPSN = 10 PAL M, PAL Combinational N, PAL 60, and NTSC 4.43 CVBS
Five-line adaptive inputs.
chroma comb for
CTAPSN = 11 PSFSEL[1:0], Split Filter Selection, PAL, Address 0x19[1:0]
100 Disable chroma comb The PSFSEL[1:0] control selects how much of the overall signal
101 Fixed chroma comb Fixed two-line chroma bandwidth is fed to the combs. A wide split filter selection
(top lines of line comb for CTAPSN = 01 eliminates dot crawl but shows imperfections on diagonal lines.
memory) Fixed three-line chroma
The opposite is true for selecting a narrow bandwidth split filter.
comb for CTAPSN = 10
Fixed four-line chroma Table 68. PSFSEL Function
comb for CTAPSN = 11 PSFSEL[1:0] Description
110 Fixed chroma comb (all Fixed three-line chroma
00 Narrow
lines of line memory) comb for CTAPSN = 01
01 (default) Medium
Fixed four-line chroma
comb for CTAPSN = 10 10 Wide
Fixed five-line chroma 11 Widest
CTAPSP[1:0], Chroma Comb Taps, PAL, Address 0x39[7:6]
111 Fixed chroma comb Fixed two-line chroma
(bottom lines of line comb for CTAPSN = 01 Table 69. CTAPSP Function
memory) Fixed three-line chroma
CTAPSP[1:0] Description
00 Do not use
Fixed four-line chroma
comb for CTAPSN = 11 01 PAL chroma comb adapts five lines (three taps)
to three lines (two taps); cancels cross luma only
10 PAL chroma comb adapts five lines (five taps) to
three lines (three taps); cancels cross luma and
hue error less well
11 (default) PAL chroma comb adapts five lines (five taps) to
four lines (four taps); cancels cross luma and hue
error well

CCMP[2:0], Chroma Comb Mode, PAL, Address 0x39[5:3] IF FILTER COMPENSATION
Table 70. CCMP Function IFFILTSEL[2:0], IF Filter Select, Address 0xF8[2:0]
CCMP[2:0] Description Configuration The IFFILTSEL[2:0] register allows the user to compensate for
000 (default) Adaptive comb mode Adaptive three-line SAW filter characteristics on a composite input, as would be
chroma comb for observed on tuner outputs. Figure 37 and Figure 38 show IF
CTAPSN = 01 filter compensation for NTSC and PAL, respectively.
Adaptive four-line
chroma comb for The options for this feature are as follows:
CTAPSN = 10
• Bypass mode
Adaptive five-line
chroma comb for
• NTSC, consisting of three filter characteristics
CTAPSN = 11 • PAL, consisting of three filter characteristics
100 Disable chroma comb See Table 104 for programming details.
101 Fixed chroma comb Fixed two-line chroma IF COMP FILTERS NTSC ZOOMED AROUND FSC
(top lines of line comb for CTAPSN = 01 6
memory) Fixed three-line chroma 4
Fixed four-line chroma 2
comb for CTAPSN = 11 0
AMPLITUDE (dB)
110 Fixed chroma comb (all Fixed three-line chroma
–2
lines of line memory) comb for CTAPSN = 01
Fixed four-line chroma –4
–6
Fixed five-line chroma
comb for CTAPSN = 11 –8
111 Fixed chroma comb Fixed two-line chroma –10

(bottom lines of line comb for CTAPSN = 01
memory) Fixed three-line chroma –12
11935-036
2.0 2.5 3.0 3.5 4.0 4.5 5.0
comb for CTAPSN = 10 FREQUENCY (MHz)
Fixed four-line chroma Figure 37. NTSC IF Filter Compensation
IF COMP FILTERS PAL ZOOMED AROUND fSC
6
YCMP[2:0], Luma Comb Mode, PAL, Address 0x39[2:0]
4
Table 71. YCMP Function
YCMP[2:0] Description Configuration 2
000 (default) Adaptive comb mode Adaptive five lines (three
AMPLITUDE (dB)
taps) luma comb 0
100 Disable luma comb Use low-pass/notch filter;

see the Y Shaping Filter –2
section
–4
101 Fixed luma comb (top Fixed three lines (two
lines of line memory) taps) luma comb
–6
110 Fixed luma comb (all Fixed five lines (three taps)
lines of line memory) luma comb –8
11935-037
111 Fixed luma comb Fixed three lines (two 3.0 3.5 4.0 4.5 5.0 5.5 6.0
(bottom lines of line taps) luma comb FREQUENCY (MHz)
memory) Figure 38. PAL IF Filter Compensation

ADAPTIVE CONTRAST ENHANCEMENT (ACE) Table 73. Register Writes to Disable the ACE Function
The ADV728x can increase the contrast of an image depending Register Register Register
Map Address Write Description
on the content of the picture, allowing bright areas to be made
User Sub 0x0E 0x40 Enter User Sub Map 2
brighter and dark areas to be made darker. The optional ACE
Map (0x40 or
feature allows for the contrast within dark areas to be increased 0x42)
without significantly affecting the bright areas. The ACE feature User Sub 0x80 0x00 Disable ACE
is particularly useful in automotive applications, where it can be Map 2 (0x40
important to be able to discern objects in shaded areas. or 0x42)
User Sub 0x0E 0x00 Reenter User Sub Map
The ACE function is disabled by default. To enable the ACE
Map 2 (0x40
function, execute the register writes shown in Table 72. To or 0x42)
disable the ACE function, execute the register writes shown in
Table 73. Note that the I2C registers that control the ACE operation of the
ADV728x are contained in the User Sub Map 2. See the Power
The ACE feature works by sampling the chroma and luma levels Supply Requirements section for information on how to
in the input image. This information is then histogrammed, and program the ADV728x into User Sub Map 2.)
the resulting correction is applied to the entire image. This
correction is done in a nonlinear fashion so that more correction ACE_ENABLE, User Sub Map 2, Address 0x80[7]
can be applied to dark areas, if required. This control enables ACE.
For normal use, the luma and chroma gain controls can be Table 74. ACE_ENABLE Function
used; however, in automotive applications, where dark areas
ACE_ENABLE Description
may need to be further enhanced, the gamma gain controls are
0 (default) Disable ACE
also used.
1 Enable ACE
The reaction time of the ACE function can be set using the
ACE_RESPONSE_SPEED[7:4] bits (see Table 105). The corrected ACE_LUMA_GAIN[4:0], User Sub Map 2, Address 0x83[4:0]
image is faded over the original image using alpha blending, This is a control to set the auto-contrast level for the luma channel
giving a gradual change in contrast with scene changes. The ACE_ when ACE_ENABLE is set to 1.
RESPONSE_SPEED[7:4] bits determine the duration of the
transition from the original to the corrected image. A larger value Table 75. ACE_LUMA_GAIN Function
for these bits results in a faster transition time; however, a smaller ACE_LUMA_GAIN[4:0] Description
value gives more stability to rapid scene changes. 00000 Set ACE luma auto-contrast level to
minimum value
The ACE_CHROMA_MAX[7:4] bits are used to set a 01101 (default) Set ACE luma auto-contrast level to
maximum value that clips the chroma gain regardless of default value
the ACE_CHROMA_GAIN[3:0] settings. 11111 Set ACE luma auto-contrast level to
The ACE_GAMMA_GAIN[3:0] bits are particularly useful in maximum value
automotive applications because they allow dramatic image ACE_RESPONSE_SPEED[3:0], User Sub Map 2,
enhancement in dark regions by stretching the contrast of pixels Address 0x85[7:4]
at the low (dark) values of the image histogram. The luma
and chroma gain controls are normally used; however, the This control sets the reaction time of the ACE function.
ACE_GAMMA_GAIN[3:0] bits should be used when further Table 76. ACE_RESPONSE_SPEED Function
stretching of the contrast in the dark areas of an image is needed.
ACE_ RESPONSE_SPEED[3:0] Description
Table 72. Register Writes to Enable the ACE Function 0000 Set speed of ACE response to
Register Register slowest value
Register Map Address Write Description 1111 (default) Set speed of ACE response to
User Sub Map 0x0E 0x40 Enter User Sub Map fastest value
(0x40 or 0x42) 2
User Sub Map 2 0x80 0x80 Enable ACE
(0x40 or 0x42)
User Sub Map 2 0x0E 0x00 Reenter User Sub
(0x40 or 0x42) Map

ACE_CHROMA_GAIN[3:0], User Sub Map 2, BR_DITHER_MODE, User Sub Map 2, Address 0x92[0]
Address 0x84[3:0] BR_DITHER_MODE is contained in the I2C map User Sub
This control sets the color saturation level for the color channels Map 2. See the Register Maps section for a description of how to
when ACE_ENABLE is set to 1. enter User Sub Map 2.
Table 77. ACE_CHROMA_GAIN Function Table 80. BR_DITHER_MODE Function

ACE_CHROMA_GAIN[3:0] Description BR_DITHER_MODE Description
0000 Set ACE color auto-saturation level 0 (default) 8-bit to 6-bit down dither disabled
to minimum value 1 8-bit to 6-bit down dither enabled
1000 (default) Set ACE color auto-saturation level
to default value
The script described in Table 81 and Table 82 explains how to
1111 Set ACE color auto-saturation level
enable and disable the 8-bit to 6-bit down dither function.
to maximum value
Table 81. Register Writes to Enable the Dither Function
ACE_CHROMA_MAX[3:0], User Sub Map 2, Register Register Register
Address 0x84[7:4] Map Address Write Description
User Sub 0x0E 0x40 Enter User Sub Map 2
This control sets a maximum threshold value that clips the Map (0x40 or
chroma gain regardless of the ACE_CHROMA_GAIN[3:0] 0x42)
settings. User Sub 0x92 0x07 Enable 8-bit to 6-bit
Map 2 (0x40 down dither
Table 78. ACE_CHROMA_MAX Function or 0x42)
ACE_CHROMA_MAX[3:0] Description User Sub 0x0E 0x00 Reenter User Sub Map
0000 Set maximum threshold for ACE Map 2 (0x40
color auto-saturation level to or 0x42)
minimum value
1000 (default) Set maximum threshold for ACE
color auto-saturation level to Table 82. Register Writes to Disable the Dither Function
default value Register Register Register
1111 Set maximum threshold for ACE Map Address Write Description
color auto-saturation level to User Sub 0x0E 0x40 Enter User Sub Map 2
maximum value Map (0x40 or
0x42)
ACE_GAMMA_GAIN[3:0], User Sub Map 2, User Sub 0x92 0x06 Disable 8-bit to 6-bit
Address 0x85[3:0] Map 2 (0x40 down dither
or 0x42)
This control provides further contrast enhancement to the luma
User Sub 0x0E 0x00 Reenter User Sub Map
and chroma gain controls and is particularly effective in the darker Map 2 (0x40
areas of an image. or 0x42)
Table 79. ACE_GAMMA_GAIN[3:0] Function I2P FUNCTION
ACE_GAMMA_GAIN[3:0] Description
This section applies only to the ADV7280, ADV7280-M,
0000 Set further contrast enhancement
to minimum value ADV7282, ADV7282-M, and ADV7283 models.
1000 (default) Set further contrast enhancements The interlaced-to-progressive (I2P) function converts an
to default value interlaced video input into a progressive video output. This
1111 Set further contrast enhancement function is performed without the need for external memory.
to maximum value Edge adaptive technology is used to minimize video defects on
DITHER FUNCTION low angle lines.
The dither function converts the digital output of the ADV728x The I2P function is disabled by default. To enable the I2P
from 8-bit pixel data down to 6-bit pixel data. This function makes function, see the Analog Devices’ recommended scripts
it easier for the ADV728x to communicate with some LCD panels. available online.
The dither function is turned off by default. It is activated by the
BR_DITHER_MODE bit.

OUTPUT VIDEO FORMAT

All ADV728x devices (MIPI CSI-2 or TTL output models) OUTPUT FORMAT CONTROL
output video data in YCbCr 4:2:2 format. The video timing is BT.656-4, User Map, Address 0x04[7]
compliant with the ITU-R BT.656-3 or ITU-R BT.656-4
standards. The BT.656-4 bit allows the user to select an output mode
compatible with the ITU-R BT.656-3 or ITU-R BT.656-4
The following bits modify the video output of all ADV728x standard.
models. More output controls can be found in the ITU-R
BT.656 Output section and MIPI CSI-2 Tx Output section. When the BT.656-4 bit equals 0 (default), the ADV728x-T
outputs video that is compatible with the ITU-R BT.656-3
SWAP COLOR OUTPUT standard.
SWPC, Swap Pixel Cr/Cb, Address 0x27[7]
When the BT.656-4 bit equals 1, the ADV728x-T outputs video
This bit allows Cr and Cb output samples to be swapped. This that is compatible with the ITU-R BT.656-4 standard.
bit affects ADV728x-T and ADV728x-M models.
Note the BT.656-4 bit also affects the MIPI CSI-2 active video
When SWPC is 0 (default), no swapping is allowed. output resolution from ADV728x-M parts. Table 83 shows all
When SWPC is 1, the Cr and Cb output values are swapped. the possible active video output resolutions from the
ADV728x-T and ADV728x-M parts.
Note that events such as video source disconnection/
reconnection can cause the ADV728x to output nonstandard
line lengths during the event.
Table 83. Output Resolution from the ADV728x

Digital Even/Odd Active Video Output Resolution in BT.656-3 Mode Active Video Output Resolution in BT.656-4 Mode
Format Frames (BT.656-4 bit equal to 0) (BT.656-4 bit equal to 1)
480i Even frames 720 × 253 720 × 243
Odd frames 720 × 254 720 × 244
480p Even frames 720 × 507 720 × 487

Odd frames 720 × 507 720 × 487
576i Even frames 720 × 288 720 × 288

Odd frames 720 × 288 720 × 288
576p Even frames 720 × 576 720 × 576

Odd frames 720 × 576 720 × 576

ITU-R BT.656 OUTPUT

This section applies to the ADV728x-T models only (ADV7280, Two synchronization pins (HS and VS/FIELD/SFL) are available
ADV7281, ADV7282, and ADV7283 models). on the ADV7280 model. The two synchronization pins are not
The ADV728x-T receives analog video and outputs digital available on the ADV7281, ADV7282, and ADV7283 models.
video according to the ITU-R BT.656 specification. The The two synchronization pins (HS and VS/FIELD/SFL) output a
ADV728x-T outputs the ITU-R BT.656 video data stream over variety of synchronization signals such as horizontal sync, vertical
the P0 to P7 data pins and has a line-locked clock (LLC) pin. sync, field sync, and color subcarrier frequency lock (SFL) sync.
The majority of these synchronization signals are already
Video data is output over the P0 to P7 pins in YCrCb 4:2:2 format. embedded in the video data. Therefore, the use of the
Synchronization signals are automatically embedded in the video synchronization pins is optional.
data signal in accordance with the ITU-R BT.656 specification.
The LLC output is used to clock the output data on the P0 to P7
pins at a nominal frequency of 27 MHz.
VIDEO P0
DECODER
P1
P2
P3
ITU-R BT.656 P4
ANALOG DATA P5
VIDEO STREAM
INPUT ANALOG STANDARD P6
FRONT DEFINITION
END PROCESSOR P7
LLC
HS
(ADV7280 ONLY)
11935-038
VS/FIELD/SFL
(ADV7280 ONLY)
Figure 39. ITU-R BT.656 Output Stage of the ADV728x-T

ITU-R BT.656 OUTPUT CONTROL REGISTERS VS/FIELD/SFL Sync Mux Selection
The following are controls for the ITU-R BT.656 output for the This section applies only to the ADV7280 model.
ADV728x-T models. See the Global Control Registers for FLD_OUT_SEL[2:0], Address 0x6B[2:0]
further control registers. The FLD_OUT_SEL[2:0] bits select whether the VS/FIELD/
Tristate Output Drivers SFL pin outputs vertical sync, horizontal sync, field sync, data
This section applies only to the ADV728x-T models (ADV7280, enable (DE), or subcarrier frequency lock (SFL) signals.
ADV7281, ADV7282, and ADV7283 models). Note that the VS/FIELD/SFL pin must be active for this
TOD, Address 0x03[6] selection to occur. See the ITU-R BT.656 Output Control
Registers section for more information.
This bit allows the user to tristate the output drivers of the
ADV7280. Table 84. FLD_OUT_SEL Function
Upon setting the TOD bit, the P7 to P0, HS, and VS/FIELD/SFL FLD_OUT_SEL[2:0] Description
pins are tristated. 000 The VS/FIELD/SFL pin outputs horizontal
sync information.
The timing pins (HS and VS/FIELD/SFL pins) can be forced 001 The VS/FIELD/SFL pin outputs vertical sync
active via the TIM_OE bit. Note the HS and VS/FIELD/SFL information.
pins are only available on the ADV7280 model. 010 (default) The VS/FIELD/SFL pin outputs field sync
When TOD is set to 0, the output drivers are enabled. information.
011 The VS/FIELD/SFL pin outputs data enable
When TOD is set to 1(default), the output drivers are tristated. (DE) information.
Tristate LLC Driver 100 The VS/FIELD/SFL pin outputs subcarrier
frequency lock information.
This section applies only to the ADV728x-T models (ADV7280,
ADV7281, ADV7282, and ADV7283 models). HS Sync Mux Selection
TRI_LLC, Address 0x1D[7] This section applies only to the ADV7280 model.
This bit allows the output drivers for the LLC pin of the HS_OUT_SEL[2:0], Address 0x6A[2:0]
ADV728x-T to be tristated. The HS_OUT_SEL[2:0] bits allow the user to change the operation
When TRI_LLC is set to 0, the LLC pin drivers work according to of the HS pin. The HS pin is set to output horizontal sync signals as
the DR_STR_C[1:0] setting (pin enabled). the default. The user can also set the HS pin to output vertical
sync, field sync, data enable (DE), or subcarrier frequency lock
When TRI_LLC is set to 1 (default), the LLC pin drivers are
(SFL) information.
tristated.
Note that the HS pin must be active for this selection to occur.
Timing Signals Output Enable
See the ITU-R BT.656 Output Control Registers section for
This section applies only to the ADV7280 model. more information.
TIM_OE, Address 0x04[3]
Table 85. HS_OUT_SEL Function
The TIM_OE bit should be regarded as an addition to the TOD bit.
HS_OUT_SEL[2:0] Description
Setting it high forces the output drivers for HS, VS/FIELD/SFL into
000 (default) The HS pin output horizontal sync information.
the active state (that is, driving state) even if the TOD bit is set. If
001 The HS pin outputs vertical sync information.
TIM_OE is set to low, the HS and VS/FIELD/SFL pins are tristated
010 The HS pin outputs field sync information.
depending on the TOD bit. This functionality is beneficial if the
011 The HS pin outputs data enable (DE)
decoder is used only as a timing generator. This may be the case information.
if only the timing signals are extracted from an incoming signal or 100 The HS pin outputs subcarrier frequency
if the part is in free-run mode, where a separate chip can output lock (SFL) information.
a company logo, for example.
When TIM_OE is set to 0 (default), HS and VS/FIELD/SFL are
tristated according to the TOD bit.
When TIM_OE is set to 1, HS and VS/FIELD/SFL are forced
active all the time.

Drive Strength Selection (Data) Enable Subcarrier Frequency Lock Pin

This section applies only to the ADV728x-T models (ADV7280, This section applies only to the ADV7280 model.
ADV7281, ADV7282, and ADV7283 models). EN_SFL_PIN, Address 0x04[1]
DR_STR[1:0], Address 0xF4[5:4] The EN_SFL_PIN bit enables the output of subcarrier lock
For EMC and crosstalk reasons, it may be desirable to strengthen or information (also known as genlock) from the ADV7280 core
weaken the drive strength of the output drivers. The DR_STR[1:0] to an encoder in a decoder/encoder back-to-back arrangement.
bits affect the drive strength for the pixel output pins (P[7:0]) When the EN_SFL_PIN is set to 0 (default), the subcarrier
and the timing pins (HS and VS/FIELD/SFL). Note the HS and frequency lock output is disabled.
VS/FIELD/SFL pins are only available on the ADV7280 model.
When EN_SFL_PIN is set to 1, the subcarrier frequency lock
Table 86. DR_STR Function information is presented on the SFL pin.
DR_STR[1:0] Description Polarity LLC Pin
00 Low drive strength (1×)1
01 (default) Medium low drive strength (2×)
ADV7281, ADV7282, and ADV7283 models).
10 Medium high drive strength (3×)
11 High drive strength (4×) PCLK, Address 0x37[0]
The polarity of the clock that leaves the ADV728x-T via the
1
performance of the ADV728x. LLC pin can be inverted using the PCLK bit. Changing the
polarity of the LLC clock output may be necessary to meet the
Drive Strength Selection (Clock)
setup-and-hold time expectations of follow-on chips.
When PCLK is set to 0, the LLC output polarity is inverted.
ADV7281, ADV7282, and ADV7283 models).
When PCLK is set to 1 (default), the LLC output polarity is
DR_STR_C[1:0], Address 0xF4[3:2]
normal.
The DR_STR_C[1:0] bits can be used to select the strength of
the clock signal output driver (LLC pin).
Table 87. DR_STR_C Function

DR_STR_C[1:0] Description
00 Low drive strength (1×)1
01 (default) Medium low drive strength (2×)
10 Medium high drive strength (3×)
11 High drive strength (4×)
1
performance of the ADV728x.

MIPI CSI-2 Tx OUTPUT

This section applies to the ADV728x-M models only The ADV728x-M outputs video data in an 8-bit YCrCb 4:2:2
(ADV7280-M, ADV7281-M, ADV7281-MA, and ADV7282-M format. When the I2P core is disabled, the video data is output
models). in an interlaced format at a nominal data rate of 216 Mbps. When
The decoder in the ADV728x-M outputs an ITU-R BT.656 the I2P core is enabled, the video data is output in a progressive
data stream. The ITU-R BT.656 data stream is connected into a format at a nominal data rate of 432 Mbps. Note the progressive
CSI-2 Tx module. Data from the CSI-2 Tx module is fed into a MIPI output is only available on the ADV7280-M and
D-PHY physical layer and output serially from the device. ADV7282-M models.
The output of the ADV728x-M consists of a single data channel ULTRALOW POWER STATE
on the D0P and D0N lanes and a clock channel on the CLKP The ADV728x-M MIPI Tx can be programmed to enter the
and CLKN lanes. ultralow power state (ULPS) by the CSITX_PWRDN bit (CSI
Video data and ancillary data is output over the data lanes in MAP, Address 0x00[7]). In this mode, the MIPI clock and data
high speed mode. The data lanes enter a low power mode lanes transition to VOL and do not oscillate.
during the horizontal and vertical blanking periods. Alternatively, the MIPI clock and data lanes can be
The clock lanes are used to clock the output video. After the programmed to enter the ULPS state separately using the
ADV728x-M is programmed, the clock lanes exit low power ESC_MODE_EN_CLK, ESC_XSHUTDOWN_CLK,
mode and remain in high speed mode until the part is reset ESC_MODE_EN_D0, and ESC_XSHUTDOWN_D0 bits.
or powered down.
D0P
CSI Tx DATA (1 BIT)
OUTPUT (8 BITS)
D0N
ANALOG ITU-R BT.656 (1 BIT)
VIDEO DATA DATA LANE LP
INPUT VIDEO STREAM CSI-2 SIGNALS (2 BITS) D-PHY
DECODER Tx Tx CLKP
(1 BIT)
CLOCK LANE LP
SIGNALS (2 BITS)
CLKN
(1 BIT)
11935-039
Figure 40. MIPI CSI-2 Output Stage of ADV728x-M
Table 88. CSITX_PWRDN Function

CSITX_PWRDN (CSI MAP, Address 0x00[7]) Description
0 Power up CSI output block. The clock and data lanes output the ultralow power state
exit sequence, and then exit the ultralow power state.
1 (default) Power down CSI output block.
The clock and data lanes output the ultralow power state entry sequence and then
enter ultralow power state.
ESC_MODE_EN_D0, User Sub Map, Address 0x26[7] and ESC_XSHUTDOWN_D0, User Sub Map, Address 0x26[6]
The MIPI CSI-2 Data lanes (D0P and D0N) can be programmed to enter and exit the ultralow power state (ULPS) using the
ESC_MODE_EN_D0 and ESC_XSHUTDOWN_D0 bits.
To make the data lanes enter the ULPS state, the writes listed in Table 89 are needed.
Table 89. Writes to Force MIPI Data Lanes (D0Pand D0N) to Enter Ultralow Power State
Order of ESC_MODE_EN_D0 ESC_XSHUTDOWN_D0
Reads/Writes (User Sub Map, Address 0x26[7]) (User Sub Map, Address 0x26[7]) Description
1st Write 0 0 Normal operation.
2nd Write 1 0 The ULPS entry sequence is transmitted and
then DOP and D0N enter ULPS state. DOP and
D0N go to VOL.
To make the data lanes exit the ULPS state, the writes listed in Table 90 are needed.

Table 90. Writes to Force MIPI Data Lanes (D0P and D0N) to Exit Ultralow Power State
Order of ESC_MODE_EN_D0 ESC_XSHUTDOWN_D0
Read 1 0 Data lanes in ULPS state.
1st Write 1 1 The ULPS exit sequence is transmitted and
then DOP and D0N exit ULPS state. DOP and
D0N go to VOH.
2nd Write 0 1 Data lanes enter normal operation.
3rd Write 0 0 No change. Data lanes remain in normal
operation.
ESC_MODE_EN_CLK, User Sub Map, Address 0x26[5] and ESC_XSHUTDOWN_CLK, User Sub Map, Address 0x26[4]
The MIPI CSI-2 clock lanes (CLKP and CLKN) can be programmed to enter and exit the ultralow power state using the
ESC_MODE_EN_D0 and ESC_XSHUTDOWN_D0 bits.
To make the data lanes enter the ULPS state, the writes listed in Table 91 are needed.
Table 91. Writes to Force MIPI Clock Lanes (CLKP and CLKN) to Enter Ultralow Power State
Order of ESC_MODE_EN_CLK ESC_XSHUTDOWN_CLK
1st Write 0 0 Normal operation.
2nd Write 1 0 The ULPS entry sequence is transmitted and
then CLKP and CLKN enter ULPS state. CLKP
and CLKN go to VOL..
To make the data lanes exit the ULPS state, the writes listed in Table 92 are needed.
Table 92. Writes to Force MIPI Clock Lanes (CLKP and CLKN) to Exit Ultralow Power State
Order of ESC_MODE_EN_CLK ESC_XSHUTDOWN_D0
Reads/Writes (User Sub Map, Address 0x26[5] ) (User Sub Map, Address 0x26[4]) Description
Read 1 0 Clock lanes in ULPS state.
1st Write 1 1 The ULPS exit sequence is transmitted and
then CLKP and CLKN exit ULPS state. CLKP
and CLKN go to VOH.
2nd Write 0 1 Clock lanes enter normal operation.
3rd Write 0 0 No change. Clock lanes remain in normal
operation.

I2C PORT DESCRIPTION

The ADV728x supports a 2-wire (I2C compatible) serial  All other devices withdraw from the bus and maintain an
interface. Two inputs, serial data (SDATA) and serial clock idle condition. In the idle condition, the device monitors the
(SCLK), carry information between the ADV728x and the SDATA and SCLK lines for the start condition and the
system I2C master controller. The ADV728x I2C port allows correct transmitted address.
the user to set up and configure the decoder and to read back
captured VBI data. The R/W bit determines the direction of the data. Logic 0 on the
LSB of the first byte means that the master writes information
The ADV728x has a number of possible I2C slave addresses and to the peripheral. Logic 1 on the LSB of the first byte means that
subaddresses (see the Register Maps section). The ADV728x Main the master reads information from the peripheral.
Map has four possible slave addresses for read and write operations
depending on the logic level of the ALSB pin (see Table 93). The ADV728x acts as a standard I2C slave device on the bus.
The data on the SDATA pin is eight bits long, supporting the 7-bit
Table 93. Main I2C Address for ADV728x address plus the R/W bit. The device has subaddresses to enable
ALSB Pin R/W Bit Slave Address access to the internal registers; therefore, it interprets the first
0 0 0x40 (write) byte as the device address and the second byte as the starting
0 1 0x41 (read) subaddress. The subaddresses auto-increment, allowing data to
1 0 0x42 (write) be written to or read from the starting subaddress. A data transfer
1 1 0x43 (read) is always terminated by a stop condition. The user can also
access any unique subaddress register individually without
The ADV728x ALSB pin controls Bit 1 of the slave address. By
updating all the registers.
changing the logic level of the ALSB pin, it is possible to control
two ADV728x devices in an application without using the same I2C Stop and start conditions can be detected at any stage during the
slave address. The LSB (Bit 0) specifies either a read or write data transfer. If these conditions are asserted out of sequence with
operation: Logic 1 corresponds to a read operation and Logic 0 normal read and write operations, they cause an immediate jump
corresponds to a write operation. to the idle condition. During a given SCLK high period, the user
should issue only one start condition, one stop condition, or a
To control the device on the bus, a specific protocol is followed:
single stop condition followed by a single start condition. If an
 The master initiates a data transfer by establishing a start invalid subaddress is issued by the user, the ADV728x does not
condition, which is defined as a high-to-low transition on issue an acknowledge and returns to the idle condition.
SDATA while SCLK remains high, and indicates that an
If the highest subaddress is exceeded in auto-increment mode,
address/data stream follows.
the following action is taken:
 All peripherals respond to the start condition and shift the
next eight bits (the 7-bit address plus the R/W bit).  In read mode, the highest subaddress register contents
The bits are transferred from MSB to LSB. continue to be output until the master device issues a no
acknowledge, which indicates the end of a read. A no
 The peripheral that recognizes the transmitted address
acknowledge condition occurs when the SDATA line is not
responds by pulling the data line low during the ninth clock
pulled low on the ninth pulse.
pulse; this is known as an acknowledge (ACK) bit.
 In write mode, the data for the invalid byte is not loaded
into a subaddress register. A no acknowledge is issued by the
ADV728x, and the part returns to the idle condition.

SDATA
SCLK
11935-040
S 1–7 8 9 1–7 8 9 1–7 8 9 P
START ADDR R/W ACK SUBADDRESS ACK DATA ACK STOP
Figure 41. Bus Data Transfer
WRITE
SEQUENCE S SLAVE ADDR A(S) SUBADDRESS A(S) DATA A(S) DATA A(S) P
LSB = 0 LSB = 1
READ
SEQUENCE S SLAVE ADDR A(S) SUBADDRESS A(S) S SLAVE ADDR A(S) DATA A(M) DATA A(M) P
11935-041
S = START BIT A(S) = ACKNOWLEDGE BY SLAVE A(S) = NO ACKNOWLEDGE BY SLAVE
P = STOP BIT A(M) = ACKNOWLEDGE BY MASTER A(M) = NO ACKNOWLEDGE BY MASTER
Figure 42. Read and Write Sequence

REGISTER MAPS Interrupt/VDP Sub Map
The ADV728x contains three register maps: the main register The Interrupt/VDP Sub Map contains registers that can be used
map, the VPP register map, and the CSI register map. The Main to program internal interrupts, control the INTRQ pin, and
Map contains three sub maps: the User Sub Map, the Interrupt/ decode vertical blanking interval (VBI) data.
VDP Sub Map, and User Sub Map 2 (see Figure 43).
The Interrupt/VDP Sub Map has the same I2C slave address
Main Map as the Main Map. To access the Interrupt/VDP Sub Map, set the
The I2C slave address of the Main Map of the ADV728x is set SUB_USR_EN bits in the Main Map (Address 0x0E[6:5]) to 01.
by the ALSB pin (see Table 93). The Main Map allows the user to User Sub Map 2
program the I2C slave addresses of the VPP and CSI Maps. The
User Sub Map 2 contains registers that control the ACE, down
Main Map contains three sub maps: the User Sub Map, the
dither, and fast lock functions. It also contains controls that set the
Interrupt/VDP Sub Map, and User Sub Map 2. These three sub
acceptable input luma and chroma limits before the ADV728x
maps are accessed by writing to the SUB_USR_EN bits
enters free run and color kill modes.
(Address 0x0E[6:5]) within the Main Map (see Figure 43).
User Sub Map 2 has the same I2C slave address as the Main
User Sub Map
Map. To access User Sub Map 2, set the SUB_USR_EN bits in the
The User Sub Map contains registers that program the analog Main Map (Address 0x0E[6:5]) to 10.
front end and digital core of the ADV728x. The User Sub Map
has the same I2C slave address as the Main Map. To access the
User Sub Map, set the SUB_USR_EN bits in the Main Map
(Address 0x0E[6:5]) to 00.
MAIN MAP VPP MAP CSI MAP

DEVICE ADDRESS DEVICE ADDRESS DEVICE ADDRESS
ALSB PIN LOW ALSB PIN HIGH WRITE: 0x84 (RECOMMENDED WRITE: 0x88 (RECOMMENDED
WRITE: 0x40 WRITE: 0x42 READ: 0x85 SETTINGS) READ: 0x89 SETTINGS)
READ: 0x41 READ: 0x43 VPP MAP DEVICE ADDRESS IS CSI MAP ADDRESS IS
PROGRAMMABLE AND SET BY PROGRAMMABLE AND SET BY
REGISTER 0xFD IN THE USER REGISTER 0xFE IN THE USER
0x0E[6:5] = 00 0x0E[6:5] = 01 0x0E[6:5] = 10 SUB MAP SUB MAP
USER INTERRUPT/VDP USER SUB

SUB MAP SUB MAP MAP 2
11935-042
NOTES
1. CSI MAP ONLY APPLIES TO THE ADV7282-M MODEL.
Figure 43. Register Map and Sub Map Access

Table 94. I2C Register Map and Sub Map Addresses
SUB_USR_EN Bits
ALSB Pin R/W Bit Slave Address (Address 0x0E[6:5]) Register Map or Sub Map
0 0 (write) 0x40 00 User Sub Map
0 1 (read) 0x41 00 User Sub Map
0 0 (write) 0x40 01 Interrupt/VDP Sub Map
0 1 (read) 0x41 01 Interrupt/VDP Sub Map
0 0 (write) 0x40 10 User Sub Map 2
0 1 (read) 0x41 10 User Sub Map 2
1 0 (write) 0x42 00 User Sub Map
1 1 (read) 0x43 00 User Sub Map
1 0 (write) 0x42 01 Interrupt/VDP Sub Map
1 1 (read) 0x43 01 Interrupt/VDP Sub Map
1 0 (write) 0x42 10 User Sub Map 2
1 1 (read) 0x43 10 User Sub Map 2
N/A 0 (write) 0x88 N/A CSI Map
N/A 1 (read) 0x89 N/A CSI Map
N/A 0 (write) 0x84 N/A VPP Map
N/A 1 (read) 0x85 N/A VPP Map
VPP Map SUB_USR_EN Bits, Address 0x0E[6:5]

Note that the VPP Map applies only to the ADV7280, The ADV728x Main Map contains three sub maps: the User
ADV7280-M, ADV7282-M, and ADV7283 models. Sub Map, the Interrupt/VDP Sub Map, and the User Sub Map 2
The video postprocessor (VPP) map contains registers that (see Figure 43). The User Sub Map is available by default. The
control the I2P core (interlaced-to-progressive converter). other two sub maps are accessed using the SUB_USR_EN bits.
When programming of the interrupt/VDP map or User Sub
The VPP map has a programmable I2C slave address, which is Map 2 is completed, it is necessary to write to the
programmed using Register 0xFD in the User Sub Map of the SUB_USR_EN bits to return to the User Sub Map.
Main Map. The default value for the VPP map address is 0x00;
however, the VPP map cannot be accessed until the I2C slave VPP_SLAVE_ADDRESS, Program VPP Register Map
address is set. The recommended I2C slave address for the VPP Address, User Map, Address 0xFD[7:1]
map is 0x84.
Table 95. Program VPP Register Map Address
To reset the I2C slave address of the VPP map, write to the VPP_SLAVE_ADDRESS [7:1] Description
VPP_SLAVE_ADDRESS[7:1] bits in the main register map 0000000 (default) When set to this value, the VPP
(Address 0xFD[7:1]). Set these bits to a value of 0x84 (I2C write register map cannot be written
address; I2C read address is 0x85). to or read from.
10000100 (recommended) This sets the VPP register map
CSI Map to a write address of 0x84 and a
This section applies only to the ADV7280-M, ADV7281-M, read address of 0x85. This is the
ADV7281-MA, and ADV7282-M models. recommended setting.
The camera serial interface (CSI) map contains registers that CSI_TX_SLAVE_ADDRESS, Program CSI Register Map
control the MIPI CSI-2 output stream from the ADV728x-M. address, User Map, Address 0xFE[7:1]
The CSI map has a programmable I2C slave address, which is Table 96. Program CSI_Tx Register Map address
programmed using Register 0xFE in the User Sub Map of the CSI_TX_SLAVE_ADDRESS[7:1] Description
Main Map. The default value for the CSI map address is 0x00;
0000000 (default) When set to this value, the
however, the CSI map cannot be accessed until the I2C slave CSI_Tx register map cannot be
address is reset. The recommended I2C slave address for the written to or read from.
CSI map is 0x88. 10001000 (recommended) This sets the CSI_Tx register
map to a write address of
To reset the I C slave address of the CSI map, write to the
2
0x88 and a read address of
CSI_TX_SLAVE_ADDRESS[7:1] bits in the main register map 0x89. This is the
(Address 0xFE[7:1]). Set these bits to a value of 0x88 (I2C write recommended setting.
address; I2C read address is 0x89).

PCB LAYOUT RECOMMENDATIONS

The ADV728x is a high precision, high speed, mixed-signal separate ground plane is smaller, and long ground loops can
device. To achieve the maximum performance from the part, it result.
is important to use a well-designed PCB. This section provides
VREFN AND VREFP PINS
guidelines for designing a PCB for use with the ADV728x.
The capacitor between the VREFN and VREFP pins should be
ANALOG INTERFACE INPUTS placed as close as possible to the ADV728x and on the same
When routing the analog interface inputs on the PCB, keep side of the PCB as the part.
track lengths to a minimum. Use 75 Ω trace impedances when
DIGITAL OUTPUTS
possible; trace impedances other than 75 Ω increase the chance
of reflections. The digital output pins are: INTRQ, GPO0, GPO1, GPO2, LLC,
P0:P7, HS, and VS/FIELD/SFL.
Place the resistor divider and ac-coupling capacitor circuit
described in the Input Networks section as close as possible to Try to minimize the trace length that the digital outputs must
the AINx pins of the ADV728x. drive. Longer traces have higher capacitance, requiring more
current and, in turn, causing more internal digital noise. Shorter
POWER SUPPLY DECOUPLING traces reduce the possibility of reflections.
It is recommended that each power supply pin be decoupled with
Adding a 30 Ω to 50 Ω series resistor can suppress reflections,
0.1 µF and 10 nF capacitors. The basic principle is to place a
reduce EMI, and reduce current spikes inside the ADV728x. If
decoupling capacitor within approximately 0.5 cm of each power
series resistors are used, place them as close as possible to the
pin. Avoid placing the decoupling capacitors on the opposite side
ADV728x pins. However, try not to add vias or extra length to
of the PCB from the ADV728x because doing so introduces
the output trace in an attempt to place the resistors closer.
inductive vias in the path.
If possible, limit the capacitance that each digital output must
Locate the decoupling capacitors between the power plane and
drive to less than 15 pF. This recommendation can be easily
the power pin. Current should flow from the power plane to the
accomplished by keeping traces short and by connecting the
capacitor and then to the power pin. Do not apply the power
outputs to only one device. Loading the outputs with excessive
connection between the capacitor and the power pin. The best
capacitance increases the current transients inside the ADV728x,
approach is to place a via beneath the 100 nF capacitor pads down
creating more digital noise on the power supplies.
to the power plane (see Figure 44).
EXPOSED METAL PAD
SUPPLY VIA TO SUPPLY
10nF 100nF
The ADV728x has an exposed metal pad on the bottom of the
GROUND VIA TO GND package. This pad must be soldered to ground. The exposed
pad is used for proper heat dissipation, noise suppression and
11935-043
mechanical strength.
Figure 44. Recommended Power Supply Decoupling DIGITAL INPUTS
It is especially important to maintain low noise and good The digital inputs of the ADV728x are designed to work with
stability for the PVDD pin. Careful attention must be paid to 1.8 V signals (3.3 V for DVDDIO) and are not tolerant of 5 V signals.
regulation, filtering, and decoupling. It is highly desirable to Extra components are required if 5 V logic signals must be applied
provide separate regulated supplies for each circuit group to the decoder.
(AVDD, DVDD, DVDDIO, and PVDD).
MIPI OUTPUTS (D0P, D0N, CLKP, CLKN)
Some graphic controllers use substantially different levels of
It is recommended that the MIPI output traces be kept as short
power when active (during active picture time) and when idle
as possible and on the same side of the PCB as the ADV728x-M
(during horizontal and vertical sync periods). This disparity can
device. It is also recommended that a solid plane—preferably a
result in a measurable change in the voltage supplied to the analog
ground plane—be placed on the layer adjacent to the MIPI traces
supply regulator, which can, in turn, produce changes in the
to provide a solid reference plane.
regulated analog supply voltage. This problem can be mitigated
by regulating the analog supply, or at least the PVDD supply, MIPI transmission operates in both differential and single-
from a different, cleaner power source, for example, from a 12 V ended modes. During high speed transmission, the pair of
supply. outputs operates in differential mode; in low power mode,
the pair operates as two independent single-ended traces.
Using a single ground plane for the entire board is also
Therefore, it is recommended that each output pair be routed
recommended. Experience has shown that the noise
as two loosely coupled 50 Ω single-ended traces to reduce the
performance is the same or better with a single ground plane.
risk of crosstalk between the two traces.
Using multiple ground planes can be detrimental because each

POWER SUPPLY REQUIREMENTS

Table 97 and Table 98 show the current rating recommenda- Table 98. Current Supply Design Recommendations for the
tions for power supply design. These values should be used ADV7280-M, ADV7281-M, ADV7281-MA, andADV7282-M
when designing a power supply section to ensure that an Parameter Rating
adequate current can be supplied to the ADV7280, ADV7281, IDVDDIO 5 mA
ADV7282, or ADV7283 models. IDVDD 110 mA
Table 97. Current Supply Design Recommendations for the IAVDD 100 mA
ADV7280, ADV7281, ADV7282, and ADV7283 Models IPVDD 20 mA
IMVDD 20 mA
Parameter Rating
IDVDDIO 20 mA
IDVDD 110 mA
IAVDD 100 mA
IPVDD 20 mA

I2C REGISTER MAPS

To access all the registers listed in Table 99, SUB_USR_EN in Register Address 0x0E must be programmed to 00. All read only registers
are left blank.
Table 99. User Sub Map Register Map Details

Address Reset
Dec Hex Register Name RW 7 6 5 4 3 2 1 0 Value (Hex)
0 00 Input control RW INSEL[4] INSEL[3] INSEL[2] INSEL[1] INSEL[0] 00001110 0E
1 01 Video Selection 1 RW ENHSPLL BETACAM ENVSPROC 11001000 C8
2 02 Video Selection 2 RW VID_SEL[3] VID_SEL[2] VID_SEL[1] VID_SEL[0] 00000100 04
3 03 Output control RW VBI_EN TOD 01001100 4C
4 04 Extended output control RW BT.656-4 TIM_OE BL_C_VBI EN_SFL_PIN Range 00110101 35
5 05 Reserved
6 06 Reserved
7 07 Autodetect enable RW AD_SEC525_EN AD_SECAM_EN AD_N443_EN AD_P60_EN AD_PALN_EN AD_PALM_EN AD_NTSC AD_PAL_EN 01111111 7F
_EN
8 08 Contrast RW CON[7] CON[6] CON[5] CON[4] CON[3] CON[2] CON[1] CON[0] 10000000 80
9 09 Reserved
10 0A Brightness adjust RW BRI[7] BRI[6] BRI[5] BRI[4] BRI[3] BRI[2] BRI[1] BRI[0] 00000000 00
11 0B Hue adjust RW HUE[7] HUE[6] HUE[5] HUE[4] HUE[3] HUE[2] HUE[1] HUE[0] 00000000 00
12 0C Default Value Y RW DEF_Y[5] DEF_Y[4] DEF_Y[3] DEF_Y[2] DEF_Y[1] DEF_Y[0] DEF_VAL_ DEF_VAL_EN 00110110 36
AUTO_EN
13 0D Default Value C RW DEF_C[7] DEF_C[6] DEF_C[5] DEF_C[4] DEF_C[3] DEF_C[2] DEF_C[1] DEF_C[0] 01111100 7C
14 0E ADI Control 1 RW SUB_USR_EN[1] SUB_USR_EN[0] 00000000 00
15 0F Power management RW Reset PWRDWN 00100000 20
16 10 Status 1 R COL_KILL AD_RESULT[2] AD_RESULT[1] AD_RESULT[0] FOLLOW_PW FSC_LOCK LOST_LOCK IN_LOCK
17 11 IDENT R IDENT[7] IDENT[6] IDENT[5] IDENT[4] IDENT[3] IDENT[2] IDENT[1] IDENT[0] 01000010 42
18 12 Status 2 R FSC NSTD LL NSTD MV AGC DET MV PS DET MVCS T3 MVCS DET
19 13 Status 3 R PAL_SW_LOCK Interlaced STD FLD LEN FREE_RUN_ACT Reserved SD_OP_50Hz Reserved INST_HLOCK
20 14 Analog clamp control RW CCLEN FREE_RUN_ FREE_RUN_ FREE_RUN_ 00010000 10
PAT_SEL.2 PAT_SEL.1 PAT_SEL.0
21 15 Digital Clamp Control 1 RW DCT[1] DCT[0] DCFE 0000xxxx 00
22 16 Reserved
23 17 Shaping Filter Control 1 RW CSFM[2] CSFM[1] CSFM[0] YSFM[4] YSFM[3] YSFM[2] YSFM[1] YSFM[0] 00000001 01
24 18 Shaping Filter Control 2 RW WYSFMOVR WYSFM[4] WYSFM[3] WYSFM[2] WYSFM[1] WYSFM[0] 10010011 93
25 19 Comb filter control RW NSFSEL[1] NSFSEL[0] PSFSEL[1] PSFSEL[0] 11110001 F1
29 1D ADI Control 2 RW TRI_LLC 11000xxx C0
39 27 Pixel delay control RW SWPC AUTO_PDC_EN CTA[2] CTA[1] CTA[0] LTA[1] LTA[0] 01011000 58
43 2B Misc gain control RW CKE PW_UPD 11100001 E1
44 2C AGC mode control RW LAGC[2] LAGC[1] LAGC[0] CAGC[1] CAGC[0] 10101110 AE
45 2D Chroma Gain Control 1 W CAGT[1] CAGT[0] CMG[11] CMG[10] CMG[9] CMG[8] 11110100 F4
45 2D Chroma Gain 1 R CG[11] CG[10] CG[9] CG[8]
46 2E Chroma Gain Control 2 W CMG[7] CMG[6] CMG[5] CMG[4] CMG[3] CMG[2] CMG[1] CMG[0] 00000000 00
46 2E Chroma Gain 2 R CG[7] CG[6] CG[5] CG[4] CG[3] CG[2] CG[1] CG[0]
47 2F Luma Gain Control 1 W LAGT[1] LAGT[0] LMG[11] LMG[10] LMG[9] LMG[8] 1111xxxx F0
47 2F Luma Gain 1 R LG[11] LG[10] LG[9] LG[8]
48 30 Luma Gain Control 2 W LMG[7] LMG[6] LMG[5] LMG[4] LMG[3] LMG[2] LMG[1] LMG[0] xxxxxxxx 00
48 30 Luma Gain 2 R LG[7] LG[6] LG[5] LG[4] LG[3] LG[2] LG[1] LG[0]
49 31 VS/FIELD Control 1 RW NEWAVMODE HVSTIM 00000010 02
50 32 VS/FIELD Control 2 RW VSBHO VSBHE 01000001 41
51 33 VS/FIELD Control 3 RW VSEHO VSEHE 10000100 84
52 34 HS Position Control 1 RW HSB[10] HSB[9] HSB[8] HSE[10] HSE[9] HSE[8] 00000000 00
53 35 HS Position Control 2 RW HSB[7] HSB[6] HSB[5] HSB[4] HSB[3] HSB[2] HSB[1] HSB[0] 00000010 02
54 36 HS Position Control 3 RW HSE[7] HSE[6] HSE[5] HSE[4] HSE[3] HSE[2] HSE[1] HSE[0] 00000000 00
55 37 Polarity RW PHS PVS PF PCLK 00010001 09
56 38 NTSC comb control RW CTAPSN[1] CTAPSN[0] CCMN[2] CCMN[1] CCMN[0] YCMN[2] YCMN[1] YCMN[0] 10000000 80
57 39 PAL comb control RW CTAPSP[1] CTAPSP[0] CCMP[2] CCMP[1] CCMP[0] YCMP[2] YCMP[1] YCMP[0] 11000000 C0
58 3A ADC control RW PWRDWN_MUX_0 PWRDWN_ PWRDWN_ MUX PDN override 00000000 00
MUX_1 MUX_2
61 3D Manual window control RW CKILLTHR[2] CKILLTHR[1] CKILLTHR[0] 00100010 22
65 41 Resample control RW SFL_INV 00000001 01
77 4D CTI DNR Control 1 RW DNR_EN CTI_AB[1] CTI_AB[0] CTI_AB_EN CTI_EN 11101111 EF
78 4E CTI DNR Control 2 RW CTI_C_TH[7] CTI_C_TH[6] CTI_C_TH[5] CTI_C_TH[4] CTI_C_TH[3] CTI_C_TH[2] CTI_C_TH[1] CTI_C_TH[0] 00001000 08
80 50 DNR Noise Threshold 1 RW DNR_TH[7] DNR_TH[6] DNR_TH[5] DNR_TH[4] DNR_TH[3] DNR_TH[2] DNR_TH[1] DNR_TH[0] 00001000 08
81 51 Lock count RW FSCLE SRLS COL[2] COL[1] COL[0] CIL[2] CIL[1] CIL[0] 00100100 24
96 60 ADC Switch 3 RW MUX3[2] MUX3[1] MUX3[0] 00010000 10
106 6A Output Sync Select 1 RW HS_OUT_SEL[2] HS_OUT HS_OUT_SEL[0] 00000000 00
_SEL[1]
107 6B Output Sync Select 2 RW FLD_OUT_SEL[2] FLD_OUT_SEL[1] FLD_OUT_SEL[0] 00010010 12
143 8F Free-Run Line Length 1 W LLC_PAD_SEL[2] LLC_PAD_ LLC_PAD_ 00000000 00
SEL[1] SEL[0]

Address Reset
153 99 CCAP1 R CCAP1[7] CCAP1[6] CCAP1[5] CCAP1[4] CCAP1[3] CCAP1[2] CCAP1[1] CCAP1[0]
154 9A CCAP2 R CCAP2[7] CCAP2[6] CCAP2[5] CCAP2[4] CCAP2[3] CCAP2[2] CCAP2[1] CCAP2[0]
155 9B Letterbox 1 R LB_LCT[7] LB_LCT[6] LB_LCT[5] LB_LCT[4] LB_LCT[3] LB_LCT[2] LB_LCT[1] LB_LCT[0]
156 9C Letterbox 2 R LB_LCM[7] LB_LCM[6] LB_LCM[5] LB_LCM[4] LB_LCM[3] LB_LCM[2] LB_LCM[1] LB_LCM[0]
157 9D Letterbox 3 R LB_LCB[7] LB_LCB[6] LB_LCB[5] LB_LCB[4] LB_LCB[3] LB_LCB[2] LB_LCB[1] LB_LCB[0]
178 B2 CRC enable W CRC_ENABLE 00011100 1C
195 C3 ADC Switch 1 RW Reserved MUX1[2] MUX1[1] MUX1[0] Reserved MUX0[2] MUX0[1] MUX0[0] xxxxxxxx 00
196 C4 ADC Switch 2 RW MAN_MUX_EN Reserved MUX2[2] MUX2[1] MUX2[0] 0xxxxxxx 00
220 DC Letterbox Control 1 RW LB_TH[4] LB_TH[3] LB_TH[2] LB_TH[1] LB_TH[0] 10101100 AC
221 DD Letterbox Control 2 RW LB_SL[3] LB_SL[2] LB_SL[1] LB_SL[0] LB_EL[3] LB_EL[2] LB_EL[1] LB_EL[0] 01001100 4C
222 DE ST Noise Readback 1 R ST_NOISE_VLD ST_NOISE[10] ST_NOISE[9] ST_NOISE[8]
223 DF ST Noise Readback 2 R ST_NOISE[7] ST_NOISE[6] ST_NOISE[5] ST_NOISE[4] ST_NOISE[3] ST_NOISE[2] ST_NOISE[1] ST_NOISE[0]
225 E1 SD offset Cb channel RW SD_OFF_Cb[7] SD_OFF_Cb[6] SD_OFF_Cb[5] SD_OFF_Cb[4] SD_OFF_Cb[3] SD_OFF_Cb[2] SD_OFF_Cb[ SD_OFF_Cb[0] 10000000 80
1]
226 E2 SD offset Cr channel RW SD_OFF_Cr[7] SD_OFF_Cr[6] SD_OFF_Cr[5] SD_OFF_Cr[4] SD_OFF_Cr[3] SD_OFF_Cr[2] SD_OFF_Cr[ SD_OFF_Cr[0] 10000000 80
1]
227 E3 SD saturation Cb channel RW SD_SAT_Cb[7] SD_SAT_Cb[6] SD_SAT_Cb[5] SD_SAT_Cb[4] SD_SAT_Cb[3] SD_SAT_Cb[2] SD_SAT_Cb[ SD_SAT_Cb[0] 10000000 80
1]
228 E4 SD saturation Cr channel RW SD_SAT_Cr[7] SD_SAT_Cr[6] SD_SAT_Cr[5] SD_SAT_Cr[4] SD_SAT_Cr[3] SD_SAT_Cr[2] SD_SAT_Cr[1 SD_SAT_Cr[0] 10000000 80
]
229 E5 NTSC V bit begin RW NVBEGDELO NVBEGDELE NVBEGSIGN NVBEG[4] NVBEG[3] NVBEG[2] NVBEG[1] NVBEG[0] 00100101 25
230 E6 NTSC V bit end RW NVENDDELO NVENDDELE NVENDSIGN NVEND[4] NVEND[3] NVEND[2] NVEND[1] NVEND[0] 00000100 04
231 E7 NTSC F bit toggle RW NFTOGDELO NFTOGDELE NFTOGSIGN NFTOG[4] NFTOG[3] NFTOG[2] NFTOG[1] NFTOG[0] 01100011 63
232 E8 PAL V bit begin RW PVBEGDELO PVBEGDELE PVBEGSIGN PVBEG[4] PVBEG[3] PVBEG[2] PVBEG[1] PVBEG[0] 01100101 65
233 E9 PAL V bit end RW PVENDDELO PVENDDELE PVENDSIGN PVEND[4] PVEND[3] PVEND[2] PVEND[1] PVEND[0] 00010100 14
234 EA PAL F bit toggle RW PFTOGDELO PFTOGDELE PFTOGSIGN PFTOG[4] PFTOG[3] PFTOG[2] PFTOG[1] PFTOG[0] 01100011 63
235 EB Vblank Control 1 RW NVBIOLCM[1] NVBIOLCM[0] NVBIELCM[1] NVBIELCM[0] PVBIOLCM[1] PVBIOLCM[0] PVBIELCM[1] PVBIELCM[0] 01010101 55
236 EC Vblank Control 2 RW NVBIOCCM[1] NVBIOCCM[0] NVBIECCM[1] NVBIECCM[0] PVBIOCCM[1] PVBIOCCM[0] PVBIECCM[1] PVBIECCM[0] 01010101 55
243 F3 AFE_CONTROL 1 RW AA_FILT_MAN_ AA_FILT_EN[3] AA_FILT_EN[2] AA_FILT_EN[ AA_FILT_EN[0] 00000000 00
OVR 1]
244 F4 Drive strength RW GLITCH_FILT_ DR_STR[1] DR_STR[0] DR_STR_C[1] DR_STR_C[0] DR_STR_S[1] DR_STR_S[0] 0x010101 15
BYP
248 F8 IF comp control RW IFFILTSEL[2] IFFILTSEL[1] IFFILTSEL[0] 00000000 00
249 F9 VS mode control RW VS_COAST_ VS_COAST_ EXTEND_VS_ EXTEND_VS_ 00000011 03
MODE[1] MODE[0] MIN_FREQ MAX_FREQ
251 FB Peaking gain RW PEAKING_ PEAKING_ PEAKING_ PEAKING_ PEAKING_ PEAKING_ PEAKING_ PEAKING_ 01000000 40
GAIN[7] GAIN[6] GAIN[5] GAIN[4] GAIN[3] GAIN[2] GAIN[1] GAIN[0]
252 FC DNR Noise Threshold 2 RW DNR_TH2[7] DNR_TH2[6] DNR_TH2[5] DNR_TH2[4] DNR_TH2[3] DNR_TH2[2] DNR_TH2[1] DNR_TH2[0] 00000100 04
253 FD VPP slave address RW VPP_SLAVE_ VPP_SLAVE_ VPP_SLAVE_ VPP_SLAVE_ VPP_SLAVE_ VPP_SLAVE_ VPP_SLAVE_
ADDR[6] ADDR[5] ADDR[4] ADDR[3] ADDR[2] ADDR[1] ADDR[0]
254 FE CSI Tx slave address RW CSI_TX_SLAVE_ CSI_TX_SLAVE_ CSI_TX_SLAVE_ CSI_TX_SLAVE_ CSI_TX_SLAVE_ CSI_TX_SLAVE_ CSI_TX_SLA 00000000 00
ADDR[6] ADDR[5] ADDR[4] ADDR[3] ADDR[2] ADDR[1] VE_ADDR[0]

To access the registers listed in Table 100, SUB_USR_EN in Register Address 0x0E must be programmed to 10. All read only registers are
left blank.
Table 100. User Sub Map 2 Register Map Details

Address Reset
128 80 ACE Control 1 RW ACE_ENABLE 00000000 00
131 83 ACE Control 4 RW ACE_LUMA_ ACE_LUMA_ ACE_LUMA_ ACE_LUMA_ ACE_LUMA_ 00001101 0D
GAIN[4] GAIN[3] GAIN[2] GAIN[1] GAIN[0]
132 84 ACE Control 5 RW ACE_CHROMA_ ACE_CHROMA_ ACE_CHROMA_ ACE_CHROMA_ ACE_CHROMA_ ACE_CHROMA_ ACE_CHROMA_ ACE_CHROMA_ 10001000 88
MAX[3] MAX[2] MAX[1] MAX[0] GAIN[3] GAIN[2] GAIN[1] GAIN[0]
133 85 ACE Control 6 RW ACE_RESPONSE_ ACE_RESPONSE_ ACE_RESPONSE_ ACE_RESPONSE ACE_GAMMA_ ACE_GAMMA_ ACE_GAMMA_ ACE_GAMMA_ 11111000 F8
SPEED[3] SPEED[2] SPEED[2] _SPEED[1] GAIN[3] GAIN[2] GAIN[1] GAIN[0]
146 92 Dither control RW BR_DITHER_ 00000000 00
MODE
217 D9 Min Max 0 RW MIN_THRESH_Y[7] MIN_THRESH_Y[6] MIN_THRESH_Y[5] MIN_THRESH_ MIN_THRESH_Y[3] MIN_THRESH_Y[2] MIN_THRESH_ MIN_THRESH_ 00000000 00
Y[4] Y[1] Y[0]
218 DA Min Max 1 RW MAX_THRESH_Y[7] MAX_THRESH_Y[6] MAX_THRESH_Y[5] MAX_THRESH_ MAX_THRESH_Y[3] MAX_THRESH_Y[2] MAX_THRESH_ MAX_THRESH_ 11111111 FF
Y[4] Y[1] Y[0]
219 DB Min Max 2 RW MIN_THRESH_C[7] MIN_THRESH_C[6] MIN_THRESH_C[5] MIN_THRESH_ MIN_THRESH_C[3] MIN_THRESH_C[2] MIN_THRESH_ MIN_THRESH_ 00000000 00
C[4] C[1] C[0]
220 DC Min Max 3 RW MAX_THRESH_C[7] MAX_THRESH_C[6] MAX_THRESH_C[5] MAX_THRESH_ MAX_THRESH_C[3] MAX_THRESH_C[2] MAX_THRESH_ MAX_THRESH_ 11111111 FF
C[4] C[1] C[0]
221 DD Min Max 4 RW MIN_SAMPLES_ MIN_SAMPLES_ MIN_SAMPLES_ MIN_SAMPLES_ MAX_SAMPLES_ MAX_SAMPLES_ MAX_SAMPLES MAX_SAMPLES 11001100 CC
ALLOWED_Y[3] ALLOWED_Y[2] ALLOWED_Y[1] ALLOWED_Y[0] ALLOWED_Y[3] ALLOWED_Y[2] _ALLOWED_Y[1] _ALLOWED_Y[0]
222 DE Min Max 5 RW MIN_SAMPLES_ MIN_SAMPLES_ MIN_SAMPLES_ MIN_SAMPLES_ MAX_SAMPLES_ MAX_SAMPLES_ MAX_SAMPLES_ MAX_SAMPLES_ 11001100 CC
ALLOWED_C[3] ALLOWED_C[2] ALLOWED_C[1] ALLOWED_C[0] ALLOWED_C[3] ALLOWED_C[2] ALLOWED_C[1] ALLOWED_C[0]
224 E0 FL control RW FL_ENABLE 00000000 00
225 E1 Y Average 0 RW LINE_START[8] LINE_START[7] LINE_START[6] LINE_START[5] LINE_START[4] LINE_START[3] LINE_START[2] LINE_START[1] 0001001 11
226 E2 Y Average 1 RW LINE_END[8] LINE_END[7] LINE_END[6] LINE_END[5] LINE_END[4] LINE_END[3] LINE_END[2] LINE_END[1] 10001000 88
227 E3 Y Average 2 RW SAMPLE_START[9] SAMPLE_START[8] SAMPLE_START[7] SAMPLE_ SAMPLE_START[5] SAMPLE_ SAMPLE_ SAMPLE_ 00010111 1B
START[6] START[4] START[3] START[2]
228 E4 Y Average 3 RW SAMPLE_END[9] SAMPLE_END[8] SAMPLE_END[7] SAMPLE_END[6] SAMPLE_END[5] SAMPLE_END[4] SAMPLE_END[3] SAMPLE_END[2] 11010111 D7
229 E5 Y Average 4 RW SAMPLE_END[1] SAMPLE_END[0] SAMPLE_START[1] SAMPLE_ LINE_END[0] LINE_START[0] 00100011 23
START[0]
230 E6 Y Average 5 RW Y_AVG_TIME_ Y_AVG_TIME_ Y_AVG_TIME_ Y_AVG_FILT_EN CAPTURE_ 00010000 10
CONST[2] CONST[1] CONST[0] VALUE
231 E7 Y average data MSB R Y_AVERAGE[9] Y_AVERAGE[8] Y_AVERAGE[7] Y_AVERAGE[6] Y_AVERAGE[5] Y_AVERAGE[4] Y_AVERAGE[3] Y_AVERAGE[2]
232 E8 Y average data LSB R Y_AVERAGE[1] Y_AVERAGE[0]

To access the registers listed in Table 101, SUB_USR_EN in Register Address 0x0E must be programmed to 01. All read only registers are
left blank.
Table 101. Interrupt/VDP Sub Map Details

Address
Dec Hex Register Name RW 7 6 5 4 3 2 1 0 Reset Value1 (Hex)
64 40 Interrupt RW INTRQ_DUR_ INTRQ_DUR_ MV_INTRQ_ MV_INTRQ_ MPU_STIM_ INTRQ_OP_ INTRQ_OP_ 0001x000 10
Configuration 1 SEL[1] SEL[0] SEL[1] SEL[0] INTRQ SEL[1] SEL[0]
66 42 Interrupt Status 1 R MV_PS_CS_Q SD_FR_CHNG_Q SD_UNLOCK_Q SD_LOCK_Q
67 43 Interrupt Clear 1 W MV_PS_CS_CLR SD_FR_CHNG_ SD_UNLOCK_ SD_LOCK_CLR x0000000 00
CLR CLR
68 44 Interrupt Mask 1 RW MV_PS_CS_ SD_FR_CHNG_ SD_UNLOCK_ SD_LOCK_ x0000000 00
MSKB2 MSKB2 MSKB2 MSKB2
69 45 Raw Status 2 R MPU_STIM_ CHX_MIN_MAX_ EVEN_FIELD CCAPD
INTRQ INTRQ
70 46 Interrupt Status 2 R MPU_STIM_ SD_FIELD_ CCAPD_Q
INTRQ_Q CHNGD_Q
71 47 Interrupt Clear 2 W MPU_STIM_ CHX_MIN_MAX_ SD_FIELD_ CCAPD_CLR 0xx00000 00
INTRQ_CLR INTRQ_CLR CHNGD_CLR
72 48 Interrupt Mask 2 RW MPU_STIM_ CHX_MIN_MAX_ SD_FIELD_ CCAPD_MSKB2 0xx00000 00
INTRQ_MSKB2 INTRQ_MSKB2 CHNGD_MSKB2
73 49 Raw Status 3 R SCM_LOCK SD_H_LOCK SD_V_LOCK SD_OP_50Hz
74 4A Interrupt Status 3 R PAL_SW_LK_ SCM_LOCK_ SD_AD_CHNG_Q SD_H_LOCK_ SD_V_LOCK_ SD_OP_CHNG_Q

CHNG_Q CHNG_Q CHNG_Q CHNG_Q
75 4B Interrupt Clear 3 W PAL_SW_LK_ SCM_LOCK_ SD_AD_CHNG_ SD_H_LOCK_ SD_V_LOCK_ SD_OP_CHNG_ xx000000 00
CHNG_CLR CHNG_CLR CLR CHNG_CLR CHNG_CLR CLR
76 4C Interrupt Mask 3 RW PAL_SW_LK_ SCM_LOCK_ SD_AD_CHNG_ SD_H_LOCK_ SD_V_LOCK_ SD_OP_CHNG_ xx000000 00
CHNG_MSKB2 CHNG_MSKB2 MSKB2 CHNG_MSKB2 CHNG_MSKB2 MSKB2
78 4E Interrupt Status 4 R VDP_CGMS_ VDP_CCAPD_Q
WSS_CHNGD_Q
79 4F Interrupt Clear 4 W VDP_CGMS_ VDP_CCAPD_CLR 00x0x0x0 00
WSS_CHNGD_
CLR
80 50 Interrupt Mask 4 RW VDP_CGMS_ VDP_CCAPD_ 00x0x0x0 00
WSS_CHNGD_ MSKB2
MSKB2
81 51 Interrupt Latch 0 R Y_CHANNEL_ Y_CHANNEL_ CB_CHANNEL_ CB_CHANNEL_ CR_CHANNEL_ CR_CHANNEL_
MIN_VIOLATION MAX_VIOLATION MIN_VIOLATION MAX_VIOLATION MIN_VIOLATION MAX_VIOLATION
96 60 VDP_CONFIG_1 RW WST_PKT_ VDP_TTXT_ VDP_TTXT_ VDP_TTXT_ 10001000 88
DECODE_ TYPE_MAN_ TYPE_MAN[1] TYPE_MAN[0]
DISABLE ENABLE
98 62 VDP_ADF_ RW ADF_ENABLE ADF_MODE[1] ADF_MODE[0] ADF_DID[4] ADF_DID[3] ADF_DID[2] ADF_DID[1] ADF_DID[0] 00010101 15
CONFIG_1
99 63 VDP_ADF_ RW DUPLICATE_ADF ADF_SDID[5] ADF_SDID[4] ADF_SDID[3] ADF_SDID[2] ADF_SDID[1] ADF_SDID[0] 0x101010 2A
CONFIG_2
100 64 VDP_LINE_00E RW MAN_LINE_PGM VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ 0xxx0000 00
P318[3] P318[2] P318[1] P318[0]
101 65 VDP_LINE_00F RW VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ 00000000 00
P6_N23[3] P6_N23[2] P6_N23[1] P6_N23[0] P319_N286[3] P319_N286[2] P319_N286[1] P319_N286[0]
102 66 VDP_LINE_010 RW VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ 00000000 00
P9[3] P9[2] P9[1] P9[0] P322[3] P322[2] P322[1] P322[0]
P10[3] P10[2] P10[1] P10[0] P323[3] P323[2] P323[1] P323[0]
106 6A VDP_LINE_014 RW VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ 00000000 00
P11[3] P11[2] P11[1] P11[0] P324_N272[3] P324_N272[2] P324_N272[1] P324_N272[0]
107 6B VDP_LINE_015 RW VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ 00000000 00
108 6C VDP_LINE_016 RW VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ 00000000 00
109 6D VDP_LINE_017 RW VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ 00000000 00
110 6E VDP_LINE_018 RW VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ 00000000 00
111 6F VDP_LINE_019 RW VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ 00000000 00
112 70 VDP_LINE_01A RW VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ 00000000 00
113 71 VDP_LINE_01B RW VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ 00000000 00
114 72 VDP_LINE_01C RW VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ 00000000 00
115 73 VDP_LINE_01D RW VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ 00000000 00
116 74 VDP_LINE_01E RW VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ 00000000 00

Address
Dec Hex Register Name RW 7 6 5 4 3 2 1 0 Reset Value1 (Hex)
117 75 VDP_LINE_01F RW VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ VBI_DATA_ 00000000 00
120 78 VDP_STATUS R TTXT_AVL CGMS_WSS_AVL CC_EVEN_FIELD CC_AVL
120 78 VDP_STATUS_ W CGMS_WSS_ CC_CLEAR 00000000 00
CLEAR CLEAR
121 79 VDP_CCAP_ R CCAP_BYTE_1[7] CCAP_BYTE_1[6] CCAP_BYTE_1[5] CCAP_BYTE_1[4] CCAP_BYTE_1[3] CCAP_BYTE_1[2] CCAP_BYTE_1[1] CCAP_BYTE_1[0]
DATA_0
122 7A VDP_CCAP_ R CCAP_BYTE_2[7] CCAP_BYTE_2[6] CCAP_BYTE_2[5] CCAP_BYTE_2[4] CCAP_BYTE_2[3] CCAP_BYTE_2[2] CCAP_BYTE_2[1] CCAP_BYTE_2[0]
DATA_1
125 7D VDP_CGMS_ R CGMS_CRC[5] CGMS_CRC[4] CGMS_CRC[3] CGMS_CRC[2]
WSS_DATA_0
126 7E VDP_CGMS_ R CGMS_CRC[1] CGMS_CRC[0] CGMS_WSS[13] CGMS_WSS[12] CGMS_WSS[11] CGMS_WSS[10] CGMS_WSS[9] CGMS_WSS[8]
WSS_DATA_1
127 7F VDP_CGMS_ R CGMS_WSS[7] CGMS_WSS[6] CGMS_WSS[5] CGMS_WSS[4] CGMS_WSS[3] CGMS_WSS[2] CGMS_WSS[1] CGMS_WSS[0]
WSS_DATA_2
156 9C VDP_OUTPUT_SEL RW WSS_CGMS_CB_ 00110000 30
CHANGE
1
x in a reset value indicates do not care.
2
B at the end of the bit name equals an overbar for the whole bit name.

To access the registers listed in Table 102 the VPP I2C slave address needs to be set. The VPP Map address is set by writing to register
0xFD in the User Map. See the I2C Port Description section. All read only registers are left blank.
Table 102. VPP Map Details

Address
Dec Hex Register Name RW 7 6 5 4 3 2 1 0 Reset Value (Hex)
65 41 DEINT_RESET RW DEINT_RESET 00000000 00
85 55 I2C_DEINT_ RW I2C_DEINT_ 00000000 00
ENABLE ENABLE
91 5B ADV_TIMING_ RW ADV_TIMING_ 10000000 00
MODE_EN MODE_EN

To access the registers listed in Table 103, the CSI I2C slave address needs to be set. The CSI Map address is set by writing to register 0xFE
in the User Map. See the I2C Port Description section. All read only registers are left blank.
Table 103. CSI Map Details

Address Reset
00 0x00 CSITX_PWRDN RW CSITX_PWRDN 10000000 0x80
01 0x01 TLPX RW TLPX[4] TLPX[3] TLPX[2] TLPX[1] TLPX[0] 00011000 0x18
02 0x02 THSPREP RW THSPREP[4] THSPREP[3] THSPREP[2] THSPREP[1] THSPREP[0] 00011000 0x18
03 0x03 THSZEROS RW THSZEROS[4] THSZEROS[3] THSZEROS[2] THSZEROS[1] THSZEROS[0] 00110000 0x30
04 0x04 THSTRAIL RW THSTRAIL[4] THSTRAIL[3] THSTRAIL[2] THSTRAIL[1] THSTRAIL[0] 00100000 0x20
05 0x05 THSEXIT RW THSEXIT[4] THSEXIT[3] THSEXIT[2] THSEXIT[1] THSEXIT[0] 00101000 0x28
06 0x06 TCLK_PREP RW TCLK_PREP[2] TCLK_PREP[1] TCLK_ 01000000 0x40
PREP[0]
07 0x07 TCLK_ZEROS RW TCLK_ZEROS[4] TCLK_ZEROS[3] TCLK_ TCLK_ZEROS[1] TCLK_ 01011000 0x58
ZEROS[2] ZEROS[0]
08 0x08 TCLK_TRAIL RW TCLK_TRAIL[3] TCLK_TRAIL[2] TCLK_ TCLK_TRAIL[0] 00110000 0x30
TRAIL[1]
09 0x09 ANCILLARY_DI RW ANCILLARY_DI[5] ANCILLARY_ ANCILLARY_ ANCILLARY_ ANCILLARY_ ANCILLARY_ 11000000 0xC0
DI[4] DI[3] DI[2] DI[1] DI[0]
10 0x0A VBIVIDEO_DI RW VBIVIDEO_DI[5] VBIVIDEO_DI[4] VBIVIDEO_ VBIVIDEO_DI[2] VBIVIDEO_ VBIVIDEO_ 11000100 0xC4
DI[3] DI[1] DI[0]
11 0x0B LSPKT_DI RW LSPKT_DI[5] LSPKT_DI[4] LSPKT_DI[3] LSPKT_DI[2] LSPKT_DI[1] LSPKT_DI[0] 00001000 0x08
12 0x0C LEPKT_DI RW LEPKT_DI[5] LEPKT_DI[4] LEPKT_DI[3] LEPKT_DI[2] LEPKT_DI[1] LEPKT_DI[0] 00001100 0x0C
13 0x0D VC_REF RW VC_REF[1] VC_REF[0] 00000000 0x00
14 0x0E CKSUM_EN RW CKSUM_EN 10000000 0x80

31 0x1F CSI_FRAME_NUM_ RW FRAMENUMBER_ FBIT_VAL_AT_ 01000000 0x40
CTL INTERLACED FIELD1START_
INTERLACED
32 0x20 CSI_LINENUM_ RW LINENUMBER_ 00000000 0x00
INCR_INTERLACED INCR_
INTERLACED
33 0x21 LINENUMBER1_F1_ RW LINENUMBER1 LINENUMBER1 LINENUMBER1 LINENUMBER1 LINENUMBER1 LINENUMBER1 LINENUMBER1 LINENUMBER1 00000011 0x03
INTERLACED _F1_ _F1_ _F1_ _F1_ _FF1_ _F1_ _F1_ _F1_
INTERLACED[7] INTERLACED[6] INTERLACED[5] INTERLACED[4] INTERLACED[3] INTERLACED[2] INTERLACED[1] INTERLACED[0]
34 0x22 LINENUMBER1_F2_ RW LINENUMBER1 LINENUMBER1 LINENUMBER1 LINENUMBER1 LINENUMBER1 LINENUMBER1 LINENUMBER1 LINENUMBER1 00000010 0x02
INTERLACED _F2_ _F2_ _F2_ _F2_ _FF2_ _F2_ _F2_ _F2_
INTERLACED[7] INTERLACED[6] INTERLACED[5] INTERLACED[4] INTERLACED[3] INTERLACED[2] INTERLACED[1] INTERLACED[0]
38 0x26 ESC_MODE_CTL RW ESC_MODE_EN_ ESC_ ESC_MODE_ ESC_ EN_ESC_CMD 01010000 0x50
D0 XSHUTDOWN_ EN_CLK XSHUTDOWN_ _CLK_LANE
D0 CLK
222 0xDE DPHY_PWDN_CTL RW DPHY_PWDN_ DPHY_PWDN 00000001 0x01
OVERRIDE

USER SUB MAP DESCRIPTION
To access all the registers listed in Table 104, SUB_USR_EN in Register Address 0x0E must be programmed to 00. The gray shading is the
default.
Table 104. User Sub Map Register Descriptions

User Sub Map Bits (Shading Indicates Default)
Address Register Bit Description 7 6 5 4 3 2 1 0 Comments Notes
0x00 Input control INSEL[4:0]; the INSEL bits allow 0 0 0 0 0 CVBS input on AIN1
the user to select an input 0 0 0 0 1 CVBS input on AIN2
channel and the input format
0 0 0 1 0 CVBS input on AIN3
0 0 0 1 1 CVBS input on AIN4
0 1 0 0 0 Y input on AIN1, C input on AIN2
0 1 0 0 1 Y input on AIN3, C input on AIN4
0 1 1 0 0 Y input on AIN1, Pb input on AIN2, Pr
input on AIN3
0 1 1 1 0 Differential positive on AIN1,
differential negative on AIN2
0 1 1 1 1 Differential positive on AIN3,
differential negative on AIN4
0x01 Video Reserved 0 0 0 Sets to default
Selection 1 ENVSPROC 0 Disables VSYNC processor
1 Enables VSYNC processor
Reserved 0 Sets to default
BETACAM; enables BETACAM 0 Standard video input
levels 1 Betacam input enable
ENHSPLL 0 Disables HSYNC processor
1 Enables HSYNC processor
0x02 Video Reserved 0 1 0 0 Set to default
Selection 2 VID_SEL[3:0]; the VID_SEL bits 0 0 0 0 Autodetects PAL B/PAL G/PAL H/
allow the user to select the input PAL I/PAL D, NTSC J (no pedestal),
video standard SECAM
0 0 0 1 Autodetects PAL B/PAL G/PAL H/
PAL I/PAL D, NTSC M (pedestal),
SECAM
0 0 1 0 Autodetects PAL N (pedestal),
NTSC J (no pedestal), SECAM
0 0 1 1 Autodetects PAL N (pedestal),
NTSC M (pedestal) SECAM
0 1 0 0 NTSC J
0 1 0 1 NTSC M
0 1 1 0 PAL 60
0 1 1 1 NTSC 4.43
1 0 0 0 PAL B/G/H/I/D
1 0 0 1 PAL N = PAL B/PAL G/PAL H/ PAL
I/PAL D (with pedestal)
1 0 1 0 PAL M (without pedestal)
1 0 1 1 PAL M
1 1 0 0 PAL Combination N
1 1 0 1 PAL Combination N (with
pedestal)
1 1 1 0 SECAM
1 1 1 1 SECAM
0x03 Output control Reserved 0 0 1 1 0 0 Reserved
TOD; tristate output drivers; this 0 Output drivers enabled See also TIM_OE
bit allows the user to tristate the and TRI_LLC
output drivers; pixel outputs, HS 1 Output drivers tristated
and VS/FIELD/SFL
VBI_EN; vertical blanking interval 0 All lines filtered and scaled
data enable; allows VBI data 1 Only active video region filtered
(Line 1 to Line 21) to be passed
through with only a minimum
amount of filtering performed

0x04 Extended Range; allows the user to select 0 16 ≤ Y ≤ 235, 16 ≤ C/P ≤ 240 ITU-R BT.656
output control the range of output values; can 1 1 ≤ Y ≤ 254, 1 ≤ C/P ≤ 254 Extended range
be ITU-R BT.656 compliant or can
fill the whole accessible number
range
EN_SFL_PIN 0 Disables SFL output SFL output enables
1 Outputs SFL information on the encoder and decoder
SFL pin to be connected
directly
BL_C_VBI; blank chroma during 0 Decode and output color during during VBI
VBI; if set, it enables data in the VBI VBI
region to be passed through the 1 Blank Cr and Cb values during VBI
decoder undistorted
TIM_OE; enables timing signals 0 HS, VS, FIELD tristated Controlled by TOD
output 1 HS, VS, FIELD forced active
Reserved 0 1 1
BT.656-4; allows the user to select 0 ITU-R BT.656-3 compatible
an output mode compatible with 1 ITU-R BT.656-4 compatible
ITU-R BT.656-3/-4
0x07 Autodetect AD_PAL_EN; PAL B/PAL D/PAL I/ 0 Disables
enable PAL G/PAL H autodetect enable 1 Enables
AD_NTSC_EN; NTSC autodetect 0 Disables
enable 1 Enables
AD_PALM_EN; PAL M autodetect 0 Disables
enable 1 Enables
AD_PALN_EN; PAL N autodetect 0 Disables
enable 1 Enables
AD_P60_EN; PAL 60 autodetect 0 Disables
enable 1 Enables
AD_N443_EN; NTSC 4.43 0 Disables
autodetect enable 1 Enables
AD_SECAM_EN; SECAM 0 Disables
AD_SEC525_EN; SECAM 525 0 Disables
0x08 Contrast CON[7:0]; contrast adjust; this is 1 0 0 0 0 0 0 0 Luma gain = 1 0x00 gain = 0,
the user control for contrast 0x80 gain = 1,
adjustment 0xFF gain = 2
0x0A Brightness BRI[7:0]; this register controls the 0 0 0 0 0 0 0 0 0x00 = 0 IRE,
adjust brightness of the video signal 0x7F = +30 IRE,
0x80 = −30 IRE
0x0B Hue adjust HUE[7:0]; this register contains 0 0 0 0 0 0 0 0 Hue range = −90° to
the value for the color hue +90°
adjustment
0x0C Default Value Y DEF_VAL_EN; default value 0 Free-run mode dependent
enable on DEF_VAL_AUTO_EN
1 Forces free-run mode on
DEF_VAL_AUTO_EN; default 0 Disables free-run mode When lock is lost,
value automatic enable 1 Enables automatic free-run mode free-run mode can
be enabled to
output stable
timing, clock, and a
set color
DEF_Y[5:0]; default value is Y; this 0 0 1 1 0 1 Y[7:0] = {DEF_Y[5:0], 0, 0} Default Y value
register holds the Y default value output in free-run
mode
0x0D Default DEF_C[7:0]; default value is C; the 0 1 1 1 1 1 0 0 Cr[3:0] = {DEF_C[7:4]}, Default Cb/Cr value
Value C Cr and Cb default values are Cb[3:0] = {DEF_C[3:0]} output in free-run
defined in this register mode; default
values give blue
screen output

0x0E ADI Control 1 Reserved 0 0 0 0 0 Sets as default
SUB_USR_EN[1:0]; enables user to 0 0 Accesses main register space See Figure 43
access the interrupt/VDP map and 0 1 Accesses interrupt/VDP register
User Sub Map 2 space
1 0 Accesses User Sub Map 2
Reserved 0 Sets as default
0x0F Power Reserved 0 0 Sets to default
management Reserved 0 0 Sets to default
PWRDWN; power-down places 0 System functional
the decoder into a full power- 1 Powered down
down mode
Reset; chip reset, loads all I2C bits 0 Normal operation
with default values 1 Starts reset sequence Executing reset takes
approximately 2 ms;
this bit is self-clearing
0x10 Status 1 IN_LOCK x 1 = in lock (now) Provides info about
(read only) LOST_LOCK x 1 = lost lock (since last read) the internal status
of the decoder
FSC_LOCK x 1 = fSC lock (now)
FOLLOW_PW x 1 = peak white AGC mode active
AD_RESULT[2:0]; autodetection 0 0 0 NTSC M/NTSC J Detected standard
result reports the standard of the 0 0 1 NTSC 4.43
input video
0 1 0 PAL M
0 1 1 PAL 60
1 0 0 PAL B/PAL G/PAL H/PAL I/PAL D
1 0 1 SECAM
1 1 0 PAL Combination N
1 1 1 SECAM 525
COL_KILL x 1 = color kill is active Color kill
0x11 IDENT IDENT[7:0]; provides ID on the 0 1 0 0 0 0 1 0 Power-up value =
(read only) revision of the part 0x42
0x12 Status 2 MVCS DET x MV color striping detected 1 = detected
(read only) MVCS T3 x MV color striping type 0 = Type 2, 1 = Type 3
MV PS DET x MV pseudosync detected 1 = detected
MV AGC DET x MV AGC pulses detected 1 = detected
LL NSTD x Nonstandard line length 1 = detected
FSC NSTD x fSC frequency nonstandard 1 = detected
Reserved x x

0x13 Status 3 INST_HLOCK x 1 = horizontal lock achieved Unfiltered
(read only) Reserved x Reserved
SD_OP_50Hz 0 SD 60 Hz detected SD field rate detect
1 SD 50 Hz detected
Reserved x
FREE_RUN_ACT x 1 = free-run mode active
STD FLD LEN x 1 = field length standard Correct field length
found
Interlaced x 1 = interlaced video detected Field sequence
found
PAL_SW_LOCK x 1 = swinging burst detected Reliable swinging
burst sequence
0x14 Analog clamp FREE_RUN_PAT_SEL[2:0] 0 0 0 Single color set by DEF_C and
control DEF_Y; see the Color Controls
section
0 0 1 100% color bars
0 1 0 Luma ramp
1 0 1 Boundary box
CCLEN; current clamp enable 0 Current sources switched off
allows the user to switch off the 1 Current sources enabled
current sources in the analog
front
Reserved 0 0 0 Sets to default
0x15 Digital Clamp Reserved x x x x Sets to default
Control 1 DCFE; digital clamp freeze enable 0 Digital clamp on
1 Digital clamp off
DCT[1:0]; digital clamp timing 0 0 Slow (TC = 1 sec)
determines the time constant of 0 1 Medium (TC = 0.5 sec)
the digital fine clamp circuitry
1 0 Fast (TC = 0.1 sec)
1 1 TC dependent on video
Reserved 0 Set to default

0x17 Shaping Filter YSFM[4:0]; selects Y shaping filter 0 0 0 0 0 Autowide notch for poor quality Decoder selects
Control 1 mode in CVBS-only mode; allows sources or wideband filter with optimum Y shaping
the user to select a wide range of comb for good quality input filter depending on
low-pass/notch filters; if either 0 0 0 0 1 Autonarrow notch for poor quality CVBS quality
auto mode is selected, the decoder sources or wideband filter with
selects the optimum Y filter comb for good quality input
depending on the CVBS video 0 0 0 1 0 SVHS 1 If one of these
source quality (good vs. poor) modes is selected,
0 0 0 1 1 SVHS 2
0 0 1 0 0 SVHS 3 the decoder does
not change filter
0 0 1 0 1 SVHS 4
modes; depending
0 0 1 1 0 SVHS 5 on video quality, a
0 0 1 1 1 SVHS 6 fixed filter response
0 1 0 0 0 SVHS 7 (the one selected) is
0 1 0 0 1 SVHS 8 used for good and
0 1 0 1 0 SVHS 9 bad quality video
0 1 0 1 1 SVHS 10
0 1 1 0 0 SVHS 11
0 1 1 0 1 SVHS 12
0 1 1 1 0 SVHS 13
0 1 1 1 1 SVHS 14
1 0 0 0 0 SVHS 15
1 0 0 0 1 SVHS 16
1 0 0 1 0 SVHS 17
1 0 0 1 1 SVHS 18 (CCIR 601)
1 0 1 0 0 PAL NN1
1 0 1 0 1 PAL NN2
1 0 1 1 0 PAL NN3
1 0 1 1 1 PAL WN1
1 1 0 0 0 PAL WN2
1 1 0 0 1 NTSC NN1
1 1 0 1 0 NTSC NN2
1 1 0 1 1 NTSC NN3
1 1 1 0 0 NTSC WN1
1 1 1 0 1 NTSC WN2
1 1 1 1 0 NTSC WN3
1 1 1 1 1 Reserved
CSFM[2:0]: C shaping filter mode 0 0 0 Autoselection 1.5 MHz Automatically
allows selection from a range of 0 0 1 Autoselection 2.17 MHz selects a C filter
low-pass chrominance filters; if based on video
either auto mode is selected, the standard and
decoder selects the optimum C quality
filter depending on the CVBS 0 1 0 SH1 Selects a C filter for
video source quality (good vs. all video standards
bad); nonauto settings force a C 0 1 1 SH2
and for good and
filter for all standards and quality of 1 0 0 SH3 bad video
CVBS video 1 0 1 SH4
1 1 0 SH5
1 1 1 Wideband mode

0x18 Shaping Filter WYSFM[4:0]; wideband Y shaping 0 0 0 0 0 Reserved, do not use
Control 2 filter mode allows the user to 0 0 0 0 1 Reserved, do not use
select which Y shaping filter is
used for the Y component of Y/C, 0 0 0 1 0 SVHS 1
YPrPb, B/W input signals; it is also 0 0 0 1 1 SVHS 2
used when a good quality input 0 0 1 0 0 SVHS 3
CVBS signal is detected; for all
0 0 1 0 1 SVHS 4
other inputs, the Y shaping filter
chosen is controlled by YSFM[4:0] 0 0 1 1 0 SVHS 5
0 0 1 1 1 SVHS 6
0 1 0 0 0 SVHS 7
0 1 0 0 1 SVHS 8
0 1 0 1 0 SVHS 9
0 1 0 1 1 SVHS 10
0 1 1 0 0 SVHS 11
0 1 1 0 1 SVHS 12
0 1 1 1 0 SVHS 13
0 1 1 1 1 SVHS 14
1 0 0 0 0 SVHS 15
1 0 0 0 1 SVHS 16
1 0 0 1 0 SVHS 17
1 0 0 1 1 SVHS 18 (CCIR 601)
1 0 1 0 0 Reserved, do not use
~ ~ ~ ~ ~ Reserved, do not use
1 1 1 1 1 Reserved, do not use
Reserved 0 0 Set to default
WYSFMOVR; enables use of the 0 Autoselection of best filter
automatic WYSFM filter 1 Manual select filter using
WYSFM[4:0]
0x19 Comb filter PSFSEL[1:0]; controls the signal 0 0 Narrow
control bandwidth that is fed to the 0 1 Medium
comb filters (PAL)
1 0 Wide
1 1 Widest
NSFSEL[1:0]; controls the signal 0 0 Narrow
bandwidth that is fed to the 0 1 Medium
comb filters (NTSC)
1 0 Medium
1 1 Wide
Reserved 1 1 1 1
0x1D ADI Control 2 Reserved 0 0 0 x x x
Reserved 1
TRI_LLC; tristate LLC driver 0 LLC pin active

1 LLC pin tristated

0x27 Pixel delay LTA[1:0]; luma timing adjust 0 0 No delay CVBS mode,
control allows the user to specify a timing 0 1 Luma one clock (37 ns) late LTA[1:0] = 00b,
difference between chroma and Y/C mode,
luma samples 1 0 Luma two clocks (74 ns) early LTA[1:0] = 01b,
1 1 Luma one clock (37 ns) early YPrPb mode,
LTA[1:0] = 01b
Reserved 0 Sets to 0
CTA[2:0]; chroma timing adjust 0 0 0 Reserved CVBS mode
allows a specified timing 0 0 1 Chroma + two pixels (early) CTA[2:0] = 011b,
difference between the luma and Y/C mode,
chroma samples 0 1 0 Chroma + one pixel (early) CTA[2:0] = 101b,
0 1 1 No delay YPrPb mode,
1 0 0 Chroma − one pixel (late) CTA[2:0] = 110b
1 0 1 Chroma − two pixels (late)
1 1 0 Chroma − three pixels (late)
1 1 1 Reserved
AUTO_PDC_EN; automatic 0 Use values in LTA[1:0] and
programmed delay control. CTA[2:0] for delaying
automatically programs the luma/chroma
LTA/CTA values so that luma and
chroma are aligned at the output 1 LTA and CTA values determined
for all modes of operation automatically
SWPC; allows the Cr and Cb 0 No swapping
samples to be swapped 1 Swaps the Cr and Cb output
samples
0x2B Misc gain PW_UPD; peak white update 0 Updates once per video line Peak white must be
control determines the rate of gain 1 Updates once per field enabled; see
LAGC[2:0]
Reserved 1 0 0 0 0 Sets to default
CKE; color kill enable allows the 0 Color kill disabled For SECAM color
color kill function to be switched on 1 Color kill enabled kill, the threshold is
and off set at 8%; see
CKILLTHR[2:0]
0x2C AGC mode CAGC[1:0]; chroma automatic 0 0 Manual fixed gain Use CMG[11:0]
control gain control selects the basic 0 1 Uses luma gain for chroma
mode of operation for the AGC in
the chroma path 1 0 Automatic gain Based on color burst
1 1 Freeze chroma gain
Reserved 1 1 Sets to 1
LAGC[2:0]; luma automatic gain 0 0 0 Manual fixed gain Uses LMG[11:0]
control selects the mode of 0 0 1 AGC peak white algorithm off Blank level to sync
operation for the gain control in tip
the luma path
0 1 0 AGC peak white algorithm on Blank level to sync
tip
0 1 1 Reserved
1 0 0 Reserved
1 0 1 Reserved
1 1 0 Reserved
1 1 1 Freeze gain

0x2D Chroma Gain CMG[11:8]/CG[11:8]; in manual 0 1 0 0 CAGC[1:0] settings
Control 1, mode, the chroma gain control can decide in which
Chroma Gain 1 be used to program a desired mode CMG[11:0]
(CG) manual chroma gain; in auto mode, operates
it can be used to read back the
current gain value
Reserved 1 1 Set to 1 Has an effect only if
CAGT[1:0]; chroma automatic 0 0 Slow (TC = 2 sec) CAGC[1:0] is set to
gain timing allows adjustment of autogain (10)
0 1 Medium (TC = 1 sec)
the chroma AGC tracking speed
1 0 Reserved
1 1 Adaptive
0x2E Chroma Gain CMG[7:0]/CG[7:0]; chroma manual 0 0 0 0 0 0 0 0 CMG[11:0] = see the CMG section Minimum value =
Control 2, gain lower eight bits; see 0d,
Chroma Gain 2 CMG[11:8]/CG[11:8] for maximum value =
(CG) description 4095d
0x2F Luma Gain LMG[11:8]/LG[11:8]; in manual x x x x LAGC[1:0] settings decide in which
Control 1, Luma mode, luma gain control can be mode LMG[11:0] operates
Gain 1 (LG) used to program a desired
manual luma gain; in auto mode, it
can be used to read back the
actual gain value used
Reserved 1 1 Sets to 1
LAGT[1:0]; luma automatic gain 0 0 Slow (TC = 2 sec) Has an effect only if
timing allows adjustment of the 0 1 Medium (TC = 1 sec) LAGC[1:0] is set to
luma AGC tracking speed autogain (001, 010)
1 0 Fast (TC = 0.2 sec)
1 1 Adaptive
0x30 Luma Gain LMG[7:0]/LG[7:0]; luma manual x x x x x x x x LMG[7:0]/LG[7:0]; luma manual Minimum value =
Control 2, Luma gain/ luma gain lower eight bits; gain/luma gain lower eight bits; see 1024d,
Gain 2 (LG) see LMG[11:8]/LG[11:8] for LMG[11:8]/LG[11:8] for description Maximum value =
description 4095d
0x31 VS/FIELD Reserved 0 1 0 Sets to default
Control 1 HVSTIM; horizontal VSYNC timing; 0 Start of line relative to HSE HSE = HSYNC end
selects where within a line of 1 Start of line relative to HSB HSB = HSYNC begin
video the VSYNC signal is asserted
NEWAVMODE; sets the EAV/SAV 0 EAV/SAV codes generated to suit
mode Analog Devices encoders
1 Manual VS/FIELD position
controlled by the Register 0x32,
Register 0x33, and Register 0xE5 to
Register 0xEA
Reserved 0 0 0 Sets to default
0x32 VS/FIELD Reserved 0 0 0 0 0 1 Sets to default NEWAVMODE bit
Control 2 VSBHE 0 VSYNC signal goes high in the must be set high
middle of the line (even field)
1 VSYNC signal changes state at the
start of the line (even field)
VSBHO 0 VSYNC signal goes high in the
middle of the line (odd field)
start of the line (odd field)
0x33 VS/FIELD Reserved 0 0 0 1 0 0 Sets to default
Control 3 VSEHE 0 VSYNC signal goes low in the NEWAVMODE bit
middle of the line (even field) must be set high
start of the line (even field)
VSEHO 0 VSYNC signal goes low in the
middle of the line (odd field)
start of the line odd field

0x34 HS Position HSE[10:8]; HSYNC end allows 0 0 0 HSYNC output ends HSE[10:0] Using HSB and HSE,
Control 1 positioning of the HSYNC output pixels after the falling edge of the position/length
within the video line HSYNC of the output HSYNC
can be
Reserved 0 Sets to 0 programmed
HSB[10:8]; HSYNC begin allows 0 0 0 HS output starts HSB[10:0] pixels
positioning of the HSYNC output after the falling edge of HSYNC
within the video line
0x35 HS Position HSB[7:0]; see Address 0x34, using 0 0 0 0 0 0 1 0
Control 2 HSB[10:0] and HSE[10:0], users can
program the position and length of
the HSYNC output signal
0x36 HS Position HSE[7:0]; see Address 0x35 0 0 0 0 0 0 0 0
Control 3 description
0x37 Polarity PCLK; sets polarity of LLC 0 Inverts polarity
1 Normal polarity as per the timing
diagrams
Reserved 0 0 Set to 0
PF; sets the FIELD polarity 0
1
Reserved 0
PVS; sets the VSYNC polarity 0 Active high
1 Active low
PHS; sets HSYNC polarity 0 0 Active high
1 1 Active low
0x38 NTSC comb YCMN[2:0]; luma comb mode, 0 0 0 Adaptive three-line, three-tap luma
control NTSC comb
1 0 0 Uses low-pass/notch filter
1 0 1 Fixed luma comb two-line (two Top lines of memory
taps)
1 1 0 Fixed luma comb three-line (three All lines of memory
taps)
1 1 1 Fixed luma comb two-line (two Bottom lines of
taps) memory
CCMN[2:0]; chroma comb mode, 0 0 0 Three-line adaptive for CTAPSN = 01,
NTSC four-line adaptive for CTAPSN = 10,
five-line adaptive for CTAPSN = 11
1 0 0 Disables chroma comb
1 0 1 Fixed two-line for CTAPSN = 01, Top lines of memory
fixed three-line for CTAPSN = 10,
fixed four-line for CTAPSN = 11
1 1 0 Fixed three-line for CTAPSN = 01, All lines of memory
fixed four-line for CTAPSN = 10,
fixed five-line for CTAPSN = 11
1 1 1 Fixed two-line for CTAPSN = 01, Bottom lines of
fixed three-line for CTAPSN = 10, memory
CTAPSN[1:0]; chroma comb taps, 0 0 Not used
NTSC 0 1 Adapts three lines to two lines
1 0 Adapts five lines to three lines
1 1 Adapts five lines to four lines

0x39 PAL comb YCMP[2:0]; luma comb mode, 0 0 0 Adaptive five-line, three-tap luma
control PAL comb
1 0 0 Use low-pass notch filter
1 0 1 Fixed luma comb (three-line) Top lines of memory
1 1 0 Fixed luma comb (five-line) All lines of memory
1 1 1 Fixed luma comb (three-line) Bottom lines of
memory
CCMP[2:0]; chroma comb mode, 0 0 0 Three-line adaptive for CTAPSN = 01,
PAL four-line adaptive for CTAPSN = 10,
five-line adaptive for CTAPSN = 11
1 0 0 Disable chroma comb
1 0 1 Fixed two-line for CTAPSN = 01, Top lines of memory
fixed three-line for CTAPSN = 10,
1 1 0 Fixed three-line for CTAPSN = 01, All lines of memory
fixed four-line for CTAPSN = 10,
fixed five-line for CTAPSN = 11
1 1 1 Fixed two-line for CTAPSN = 01, Bottom lines of
fixed three-line for CTAPSN = 10, memory
CTAPSP[1:0]; chroma comb taps, 0 0 Not used
PAL 0 1 Adapts five lines to three lines
(two taps)
1 0 Adapts five lines to three lines
(three taps)
1 1 Adapts five lines to four lines (four
taps)
0x3A ADC control MUX PDN override; mux power- 0 No control over
down override power-down for
muxes and
associated channel
circuit
1 Allows power-down
of MUX0/MUX1/
MUX2 and
associated channel
circuit; when
INSEL[4:0] is used,
unused channels are
automatically
powered down
PWRDWN_MUX_2; enables 0 MUX2 and associated channel in
power-down of MUX2 and normal operation
associated channel clamp and 1 Power down MUX2 and associated MUX PDN override =
buffer channel operation 1
Reserved 0 0 0 0 Sets as default

0x3D Manual Reserved 0 0 1 0 Sets to default
window CKILLTHR[2:0]; color kill threshold 0 0 0 NTSC, PAL color kill at <0.5%, CKE = 1 enables the
control SECAM no color kill color kill function
0 0 1 NTSC, PAL color kill at <1.5%, and must be
SECAM color kill at <5% enabled for
CKILLTHR[2:0] to
0 1 0 NTSC, PAL color kill at <2.5%,
take effect
SECAM color kill at <7%
0 1 1 NTSC, PAL color kill at <4%,
1 0 0 NTSC, PAL color kill at <8.5%,
SECAM color kill at <9.5%
1 1 1 Reserved
0x41 Resample Reserved 0 0 0 0 0 1 Sets to default
control SFL_INV; controls the behavior of 0 SFL-compatible with the ADV717x
the PAL switch bit and ADV73xx video encoders
1 SFL-compatible with older video
encoders such as the ADV7194.
Reserved 0 Set to default
0x4D CTI DNR CTI_EN; CTI enable 0 Disables CTI
Control 1 1 Enables CTI
CTI_AB_EN; enables the mixing of 0 Disables CTI alpha blender
the transient improved chroma 1 Enables CTI alpha blender
with the original signal
CTI_AB[1:0]; controls the 0 0 Sharpest mixing between
behavior of the alpha-blend sharpened/original chroma signal
circuitry 0 1 Sharp mixing between sharpened
and original chroma signal
1 0 Smooth mixing between
sharpened/original chroma signal
1 1 Smoothest mixing between
sharpened and original chroma
signal
DNR_EN; enables or bypasses the 0 Bypasses the DNR block
DNR block 1 Enables the DNR block
Reserved 1 1 Sets to default
0x4E CTI DNR CTI_C_TH[7:0]; specifies how big 0 0 0 0 1 0 0 0
Control 2 the amplitude step must be to be
steepened by the CTI block
0x50 DNR Noise DNR_TH[7:0]; specifies the 0 0 0 0 1 0 0 0
Threshold 1 maximum luma edge that is
interpreted as noise and is
therefore blanked

0x51 Lock count CIL[2:0]; count into lock 0 0 0 One line of video
determines the number of lines 0 0 1 Two lines of video
the system must remain in lock 0 1 0 Five lines of video
before showing a locked status
0 1 1 10 lines of video
1 1 1 100,000 lines of video
COL[2:0]; count out of lock 0 0 0 One line of video
determines the number of lines 0 0 1 Two lines of video
the system must remain out-of- 0 1 0 Five lines of video
lock before showing a lost-locked
status
1 1 1 100,000 lines of video
SRLS; select raw lock signal and 0 Over field with vertical info
selects the determination of the 1 Line-to-line evaluation
lock status
FSCLE; fSC lock enable 0 Lock status set only by horizontal
lock
1 Lock status set by horizontal lock
and subcarrier lock
0x5D DIAG1 Control Reserved 0 1 Note that it
DIAG1_SLICE_LEVEL[2:0] 0 0 0 Set the DIAG1 slice level to 75 mV recommended that
the DIAG1 slice
0 0 1 Set the DIAG1 slice level to 225 mV level not be set to
0 1 0 Set the DIAG1 slice level to 375 mV 75 mV, 225 mV, or
0 1 1 Set the DIAG1 slice level to 525 mV 375 mV to achieve
optimal perfor-
1 0 0 Set the DIAG1 slice level to 675 mV
mance of the
1 0 1 Set the DIAG1 slice level to 825 mV ADV728x.
1 1 1 Set the DIAG1 slice level to 1.125 V
Reserved 1 Reserved
DIAG1_SLICER_PWRDN 0 Power up the DIAG1 slicer
1 Power down the DIAG1 slicer
Reserved 0 Reserved
0x5E DIAG2 Control Reserved 0 1 Note that it
DIAG2_SLICE_LEVEL[2:0] 0 0 0 Set the DIAG2 slice level to 75 mV recommended that
the DIAG2 slice
0 0 1 Set the DIAG2 slice level to 225 mV level not be set to
0 1 0 Set the DIAG2 slice level to 375 mV 75 mV, 225 mV, or
0 1 1 Set the DIAG2 slice level to 525 mV 375 mV to achieve
optimal perfor-
mance of the
1 0 1 Set the DIAG2 slice level to 825 mV ADV728x.
1 1 1 Set the DIAG2 slice level to 1.125 V
Reserved 1 Reserved
DIAG1_SLICER_PWRDN 0 Power up the DIAG1 slicer
1 Power down the DIAG1 slicer
Reserved 0 Reserved
0x59 GPO GPO[0] 0 Logic 0 output from GPO0 pin GPO_ENABLE must
1 Logic 1 output from GPO0 pin be set to 1 in order
for GPO outputs to
GPO[1] 0 Logic 0 output from GPO1 pin be enabled.
1 Logic 1 output from GPO1 pin GPO outputs only
GPO[2] 0 Logic 0 output from GPO2 pin available on
1 Logic 1 output from GPO2 pin ADV728x-M models.
Reserved 0 Reserved
GPO_ENABLE 0 GPO pins are tristated
1 GPO pins are enabled
Reserved 0 0 0

0x60 ADC Switch 3 MUX3[2:0] 0 0 0 0 No connect
0 0 0 1 No connect
0 0 1 0 AIN2
0 0 1 1 No connect
0 1 0 0 AIN4
Reserved 0 0 0 1 0
0x6A Output Sync HS_OUT_SEL[2:0] selects which 0 0 0 HSYNC
Select 1 sync comes out on the HS pin 0 0 1 VSYNC
0 1 0 FIELD
0 1 1 DE
1 0 0 SFL
Reserved 0 0 0 0 0
0x6B Output Sync FLD_OUT_SEL[2:0] selects which 0 0 0 HSYNC
Select 2 sync comes out on the 0 0 1 VSYNC
VS/FIELD/SFL pin
0 1 0 FIELD
0 1 1 DE
1 0 0 SFL
Reserved 0 0 0 1 0 Set as default
0x8F Free-Run Line Reserved 0 0 0 0 Set as default
Length 1
LLC_PAD_SEL[2:0]; enables manual 0 0 0 LLC (nominal 27 MHz) selected out
selection of the clock for the LLC on LLC pin
pin 1 0 1 LLC (nominal 13.5 MHz) selected
out on LLC pin
0x99 CCAP1 CCAP1[7:0]; closed caption data x x x x x x x x CCAP1[7] contains parity bit for
(read only) register Byte 0
0x9A CCAP2 CCAP2[7:0]; closed caption data x x x x x x x x CCAP2[7] contains parity bit for
(read only) register Byte 0
0x9B Letterbox 1 LB_LCT[7:0]; letterbox data x x x x x x x x Reports the number of black lines This feature
(read only) register detected at the top of active video examines the active
0x9C Letterbox 2 LB_LCM[7:0]; letterbox data x x x x x x x x Reports the number of black lines video at the start
(read only) register detected in the middle half of and end of each
active video if subtitles are field; it enables
detected format detection
even if the video is
not accompanied
0x9D Letterbox 3 LB_LCB[7:0]; letterbox data x x x x x x x x Reports the number of black lines by a CGMS or WSS
(read only) register detected at the bottom of active sequence
video
0xB2 CRC enable Reserved 0 0 Sets as default
(write only) CRC_ENABLE; enable CRC 0 Turns off CRC check
checksum decoded from FMS 1 CGMSD goes high with valid
packet to validate CGMSD checksum
Reserved 0 0 0 1 1 Sets as default
0xC3 ADC Switch 1 MUX0[2:0]; manual muxing 0 0 0 No connect MAN_MUX_EN = 1
control for MUX0; this setting 0 0 1 AIN1
controls which input is routed to
the ADC for processing 0 1 0 AIN2
0 1 1 AIN3
1 0 0 AIN4
Reserved 0
MUX1[2:0]; manual muxing 0 0 0 No connect
control for MUX1; this setting 0 0 1 No connect
0 1 1 No connect
1 0 0 AIN4
Reserved 0

0xC4 ADC Switch 2 MUX2[2:0]; manual muxing 0 0 0 No connect MAN_MUX_EN = 1
control for MUX2; this setting 0 0 1 No connect
0 1 1 AIN3
1 0 0 No connect
Reserved 0 0 0 0
MAN_MUX_EN; enable manual 0 Disables This bit must be set
setting of input signal muxing 1 Enables to 1 for manual
muxing
0xDC Letterbox LB_TH[4:0]; sets the threshold 0 1 1 0 0 Default threshold for the
Control 1 value that determines if a line is detection of black lines
black 01101 to 10000—increase
threshold,
00000 to 01011—decrease
threshold
Reserved 1 0 1 Sets as default
0xDD Letterbox LB_EL[3:0]; programs the end line 1 1 0 0 LB detection ends with the last
Control 2 of the activity window for LB line of active video on a field,
detection (end of field) 1100b: 262/525
LB_SL[3:0]; programs the start 1 1 0 0 Letterbox detection aligned with
line of the activity window for LB the start of active video, 0100b:
detection (start of field) 23/286 NTSC
0xDE ST Noise ST_NOISE[10:8] x x x ST noise[10:0]
Readback 1 ST_NOISE_VLD x When = 1, ST_NOISE[10:0] is valid measures the noise
(read only) on the horizontal
0xDF ST Noise ST_NOISE[7:0] x x x x x x x x sync tip of video
Readback 2 source
(read only)
0xE1 SD offset Cb SD_OFF_Cb[7:0]; adjusts the hue 0 0 0 0 0 0 0 0 −312 mV offset applied to the Cb
channel by selecting the offset for the Cb channel
channel 1 0 0 0 0 0 0 0 0 mV offset applied to the Cb
channel
1 1 1 1 1 1 1 1 +312 mV offset applied to the Cb
channel
0xE2 SD offset Cr SD_OFF_Cr[7:0]; adjusts the hue 0 0 0 0 0 0 0 0 −312 mV offset applied to the Cr
channel by selecting the offset for the Cr channel
channel 1 0 0 0 0 0 0 0 0 mV offset applied to the Cr
channel
1 1 1 1 1 1 1 1 +312 mV offset applied to the Cr
channel
0xE3 SD saturation SD_SAT_Cb[7:0]; adjusts the 0 0 0 0 0 0 0 0 Gain on Cb channel = −42 dB
Cb channel saturation by affecting gain on 1 0 0 0 0 0 0 0 Gain on Cb channel = 0 dB
the Cb channel
1 1 1 1 1 1 1 1 Gain on Cb channel = +6 dB
0xE4 SD saturation SD_SAT_Cr[7:0]; adjusts the 0 0 0 0 0 0 0 0 Gain on Cr channel = −42 dB
Cr channel saturation by affecting gain on 1 0 0 0 0 0 0 0 Gain on Cr channel = 0 dB
the Cr channel
1 1 1 1 1 1 1 1 Gain on Cr channel = +6 dB
0xE5 NTSC VSYNC NVBEG[4:0]; number of lines after 0 0 1 0 1 NTSC default (ITU-R BT.656)
begin lCOUNT rollover to set V high
NVBEGSIGN 0 Sets to low when manual
programming
1 Not suitable for user programming
NVBEGDELE; delay V bit going 0 No delay
high by one line relative to 1 Additional delay by one line
NVBEG (even field)
NVBEGDELO; delay V bit going 0 No delay
NVBEG (odd field)

0xE6 NTSC VSYNC NVEND[4:0]; number of lines after 0 0 1 0 0 NTSC default (ITU-R BT.656)
end lCOUNT rollover to set V low
NVENDSIGN 0 Sets to low when manual
programming
NVENDDELE; delay V bit going 0 No delay
low by one line relative to NVEND 1 Additional delay by one line
(even field)
NVENDDELO; delay V bit going 0 No delay
low by one line relative to NVEND 1 Additional delay by one line
(odd field)
0xE7 NTSC FIELD NFTOG[4:0]; number of lines after 0 0 0 1 1 NTSC default
toggle lCOUNT rollover to toggle F signal
NFTOGSIGN 0 Sets to low when manual
programming
NFTOGDELE; delay F transition by 0 No delay
one line relative to NFTOG (even 1 Additional delay by one line
field)
NFTOGDELO; delay F transition 0 No delay
by one line relative to NFTOG 1 Additional delay by one line
(odd field)
0xE8 PAL VSYNC PVBEG[4:0]; number of lines after 0 0 1 0 1 PAL default (ITU-R BT.656)
begin lCOUNT rollover to set V high
PVBEGSIGN 0 Sets to low when manual
programming
PVBEGDELE; delay V bit going 0 No delay
PVBEG (even field)
PVBEGDELO; delay V bit going 0 No delay
PVBEG (odd field)
0xE9 PAL VSYNC PVEND[4:0]; number of lines after 1 0 1 0 0 PAL default (ITU-R BT.656)
end lCOUNT rollover to set V low.
PVENDSIGN 0 Sets to low when manual
programming
PVENDDELE; delay V bit going low 0 No delay
by one line relative to PVEND 1 Additional delay by one line
(even field)
PVENDDELO; delay V bit going 0 No delay
low by one line relative to PVEND 1 Additional delay by one line
(odd field)
0xEA PAL FIELD PFTOG[4:0]; number of lines after 0 0 0 1 1 PAL default (ITU-R BT.656)
toggle lCOUNT rollover to toggle F signal
PFTOGSIGN 0 Sets to low when manual
programming
PFTOGDELE; delay F transition by 0 No delay
one line relative to PFTOG (even 1 Additional delay by one line
field)
PFTOGDELO; delay F transition by 0 No delay
one line relative to PFTOG (odd 1 Additional delay by one line
field)

0xEB Vblank PVBIELCM[1:0]; PAL VBI even field 0 0 VBI ends one line earlier (Line 335) Controls position of
Control 1 line control first active (comb
0 1 ITU-R BT.470 compliant (Line 336) filtered) line after VBI
on even field in PAL
1 0 VBI ends one line later (Line 337)
1 1 VBI ends two lines later (Line 338)
PVBIOLCM[1:0]; PAL VBI odd field 0 0 VBI ends one line earlier (Line 22) Controls position of
line control 0 1 ITU-R BT.470 compliant (Line 23) first active (comb
filtered) line after VBI
1 0 VBI ends one line later (Line 24) on odd field in PAL
NVBIELCM[1:0]; NTSC VBI even 0 0 VBI ends one line earlier (Line 282) Controls position of
field line control 0 1 ITU-R BT.470 compliant (Line 283) first active (comb
1 0 VBI ends one line later (Line 284) on even field in NTSC
NVBIOLCM[1:0]; NTSC VBI odd field 0 0 VBI ends one line earlier (Line 20) Controls position of
line control 0 1 ITU-R BT.470 compliant (Line 21) first active (comb
1 0 VBI ends one line later (Line 22) on odd field in NTSC
0xEC Vblank PVBIECCM[1:0]; PAL VBI even field 0 0 Color output beginning Line 335 Controls the
Control 2 color control 0 1 ITU-R BT.470 compliant color position of first line
output beginning Line 336 that outputs color
after VBI on even
1 0 Color output beginning Line 337 field in PAL
1 1 Color output beginning Line 338
PVBIOCCM[1:0]; PAL VBI odd field 0 0 Color output beginning Line 22 Controls the
color control 0 1 ITU-R BT.470-compliant color position of first line
after VBI on odd field
1 0 Color output beginning Line 24 in PAL
NVBIECCM[1:0]; NTSC VBI even 0 0 Color output beginning Line 282 Controls the
field color control 0 1 ITU-R BT.470-compliant color position of first line
after VBI on even
1 0 VBI ends one line later (Line 284) field in NTSC
NVBIOCCM[1:0]; NTSC VBI odd 0 0 Color output beginning Line 20 Controls the
field color control 0 1 ITU-R BT.470 compliant color position of first line
after VBI on odd field
1 0 Color output beginning Line 22 in NTSC
0xF3 AFE_ AA_FILT_EN[3:0] antialiasing filter 0 Antialiasing Filter 1 disabled AA_FILT_MAN_OVR
CONTROL 1 enable must be enabled to
change settings
defined by
INSEL[4:0]
1 Antialiasing Filter 1 enabled
0 Antialiasing Filter 2 disabled
0 Antialiasing Filter 3 disabled
AA_FILT_MAN_OVR; antialiasing 0 Override disabled
filter override 1 Override enabled
Reserved 0 0 0

0xF4 Drive strength DR_STR_S[1:0]; selects the drive 0 0 Low drive strength (1×) Note the low drive
strength for the sync output 0 1 Medium low drive strength (2×) strength settings for
signals DR_STR, DR_STR_C
1 0 Medium drive strength (3×) and DR_STR_S are
1 1 High drive strength (4×) not recommended
DR_STR_C[1:0]; selects the drive 0 0 Low drive strength (1×) for the optimal
strength for the clock output performance of the
0 1 Medium low drive strength (2×)
signal ADV728x.
1 0 Medium drive strength (3×)
1 1 High drive strength (4×)
DR_STR[1:0]; selects the drive 0 0 Low drive strength (1×)
strength for the data output signals; 0 1 Medium low drive strength (2×)
can be increased or decreased for
EMC or crosstalk reasons 1 0 Medium drive strength (3×)
1 1 High drive strength (4×)
Reserved x
GLITCH_FILT_BYP 0
1
0xF8 IF comp IFFILTSEL[2:0]; IF filter selection 0 0 0 Bypass mode 0 dB
control for PAL and NTSC
2 MHz NTSC filters
0 0 1 −3 dB
0 1 0 −6 dB
0 1 1 −10 dB
1 0 0 Reserved
3 MHz PAL filters
1 0 1 −2 dB
1 1 0 −5 dB
1 1 1 −7 dB
Reserved 0 0 0 0 0
0xF9 VS mode EXTEND_VS_MAX_FREQ 0 Limits maximum VSYNC frequency
control to 66.25 Hz (475 lines/frame)
1 Limits maximum VSYNC frequency
to 70.09 Hz (449 lines/frame)
EXTEND_VS_MIN_FREQ 0 Limits minimum VSYNC frequency
1 Limits minimum VSYNC frequency
VS_COAST_MODE[1:0] 0 0 Autocoast mode This value forces
0 1 576i 50 Hz coast mode the video standard
output during free-
1 0 480i 60 Hz coast mode run mode
1 1 Reserved
Reserved 0 0 0 0
0xFB Peaking gain PEAKING_GAIN[7:0] 0 1 0 0 0 0 0 0 Increases/decreases the gain for
high frequency portions of the
video signal
0xFC DNR Noise DNR_TH2[7:0] 0 0 0 0 0 1 0 0 Specifies the maximum luma edge
Threshold 2 that is interpreted as noise and
therefore blanked
0xFD VPP slave Reserved 0 Reserved
address VPP_SLAVE_ADDR[6:0] 0 0 0 0 0 0 0 Programs the I2C address of the Applies only to the
Video Post Processor (VPP) Map ADV7280,
ADV7280-M, and
ADV7282-M models.
VPP map cannot be
accessed when this
register is set to 0x00.
Analog Devices
recommended
scripts set this
register to 0x84.

0xFE CSI Tx slave Reserved 0 Reserved
address CSI_TX_SLAVE_ADDR(6:0) 0 0 0 0 0 0 0 Programs the I2C address of the CSI Applies only to the
Map ADV7280-M,
ADV7281-M,
ADV7281-MA, and
ADV7282-M models.
CSI Map cannot be
accessed when this
register is set to 0x00.
Analog Devices
recommended script
sets this register to
0x88.

USER SUB MAP 2 DESCRIPTION
To access the registers listed in Table 105, SUB_USR_EN in Register Address 0x0E must be programmed to 10. The gray shading is the
default.
Table 105. User Sub Map 2 Register Map Descriptions

User Sub Map 2 Bits (Shading Indicates Default)
0x80 ACE Control 1 Reserved 0 0 0 0 0 0 0 Reserved.
ACE_ENABLE 0 Disable ACE.
1 Enable ACE.
0x83 ACE Control 4 ACE_LUMA_GAIN[4:0] 0 1 1 0 1 Set ACE luma auto-contrast level to When ACE_
default value. ENABLE is set to 1
5b’00000 minimum value
…
5b’11111 maximum value
Reserved 0 0 0
0x84 ACE Control 5 ACE_CHROMA_GAIN[3:0] 1 0 0 0 Set ACE color auto-saturation level.
4b’0000 minimum value
…
4b’1111 maximum value
ACE_CHROMA_MAX[3:0] 1 0 0 0 Set maximum threshold for ACE color

color-saturation level.
4b’0000 = minimum value
…
4b’1111 = maximum value
0x85 ACE Control 6 ACE_GAMMA_GAIN[3:0] 1 0 0 0 Set further contrast enhancement.
4b’0000 = minimum value
…
4b’1111 = maximum value
ACE_RESPONSE_SPEED[3:0] 1 1 1 1 Set speed of ACE response.
4b’0000 slowest value
…
4b’1111 fastest value
0x92 Dither control BR_DITHER_MODE 0 8-bit to 6-bit down dither disabled
1 8-bit to 6-bit down dither enabled
Reserved 0 0 0 0 0 0 0
0xD9 Min Max 0 MIN_THRESH_Y[7:0] 0 0 0 0 0 0 0 0 Selects the minimum threshold for the
incoming luma video signal.
0xDA Min Max 1 MAX_THRESH_Y[7:0] 1 1 1 1 1 1 1 1 Selects the maximum threshold for the
incoming luma video signal.
0xDB Min Max 2 MIN_THRESH_C[7:0] 0 0 0 0 0 0 0 0 Selects the minimum threshold for the
incoming chroma video signal.
0xDC Min Max 3 MAX_THRESH_C[7:0] 1 1 1 1 1 1 1 1 Selects the maximum threshold for the
incoming chroma video signal.
0xDD Min Max 4 MAX_SAMPLES_ALLOWED_ 1 1 0 0 Selects the number of maximum luma
Y[3:0] samples allowed in a given window
before an interrupt is triggered.
MIN_SAMPLES_ALLOWED_ 1 1 0 0 Selects the number of minimum luma
Y[3:0] samples allowed in a given window
before an interrupt is triggered.
0xDE Min Max 5 MAX_SAMPLES_ALLOWED_ 1 1 0 0 Selects the number of maximum
C[3:0] chroma samples allowed in a given
window before an interrupt is
triggered.
MIN_SAMPLES_ALLOWED_ 1 1 0 0 Selects the number of minimum
C[3:0] chroma samples allowed in a given
window before an interrupt is
triggered.
0xE0 FL Control FL_ENABLE 0 Fast lock mode not enabled
1 Enables fast lock mode
Reserved 0 0 0 0 0 0 0 See Subaddress
0xE5 for least
significant bits

User Sub Map 2 Bits (Shading Indicates Default)
0xE1 Y Average 0 LINE_START[8:1] 0 0 0 1 0 0 0 1 Selects starting line for field averaging. See Subaddress
0xE2 Y Average 1 LINE_END[8:1] 1 0 0 0 1 0 0 0 Selects end line for field averaging. 0xE5 for least
significant bits
0xE3 Y Average 2 SAMPLE_START[9:2] 0 0 0 1 0 1 1 1 Selects starting sample for line
averaging.
0xE4 Y Average 3 SAMPLE_END[9:2] 1 1 0 1 0 1 1 1 Selects end sample for line averaging.
0xE5 Y Average 4 LINE_START[0] 1
LINE_END[0] 1
Reserved 0 0
SAMPLE_START[1:0] 1 0
SAMPLE_END[1:0] 0 0
0xE6 Y Average 5 CAPTURE_VALUE 0 Trigger used to store the readback
value.
Y_AVG_FILT_EN 0 Enable low pass filtering of the
y_averaged signal.
Y_AVG_TIME_CONST[2:0] 1 0 0 Selects the filter cutoff to be used for
filtering the y averaged data.
3’b1xx = least filtered.
3’b000 = next least.
…
3’b011 = heavily filtered.
Reserved 0 0 0 Note these are read
only registers
0xE7 Y Average Data Y_AVERAGE[9:2] x x x x x x x x Contains the averaged video data.

MSB
0xE8 Y Average Data Y_AVERAGE[1:0] x x
LSB

INTERRUPT/VDP SUB MAP DESCRIPTION
To access the registers listed in Table 106, SUB_USR_EN in Register Address 0x0E must be programmed to 01. The gray shading is the default.
Table 106. Interrupt/VDP Sub Map Register Descriptions

Interrupt/VDP Sub Map Bits (Shading Indicates Default)
0x40 Interrupt INTRQ_OP_SEL[1:0]; interrupt drive 0 0 Open drain
Configuration 1 level select 0 1 Drive low when active
1 0 Drive high when active
1 1 Reserved
MPU_STIM_INTRQ; manual 0 Manual interrupt mode disabled
interrupt set mode 1 Manual interrupt mode enabled
Reserved x Not used
MV_INTRQ_SEL[1:0]; Rovi interrupt 0 0 Reserved
select 0 1 Pseudo sync only
1 0 Color stripe only
1 1 Pseudo sync or color stripe
INTRQ_DUR_SEL[1:0]; interrupt 0 0 3 XTAL periods
duration select 0 1 15 XTAL periods
1 0 63 XTAL periods
1 1 Active until cleared
0x42 Interrupt Status 1 SD_LOCK_Q 0 No change These bits can be cleared or
(read only) 1 SD input has caused the decoder masked in Register 0x43 and
to go from an unlocked state to a Register 0x44, respectively
locked state
SD_UNLOCK_Q 0 No change
1 SD input has caused the decoder
to go from a locked state to an
unlocked state
Reserved x x x
SD_FR_CHNG_Q 0 No change
1 Denotes a change in the free-run
status
MV_PS_CS_Q 0 No change
1 Pseudo sync/color striping
detected; see Register 0x40
MV_INTRQ_SEL[1:0] for selection
Reserved x
0x43 Interrupt Clear 1 SD_LOCK_CLR 0 Do not clear
(write only) 1 Clears SD_LOCK_Q bit
SD_UNLOCK_CLR 0 Do not clear
1 Clears SD_UNLOCK_Q bit
Reserved 0 0 0 Not used
SD_FR_CHNG_CLR 0 Do not clear
1 Clears SD_FR_CHNG_Q bit
MV_PS_CS_CLR 0 Do not clear
1 Clears MV_PS_CS_Q bit
Reserved x Not used

0x44 Interrupt Mask 1 SD_LOCK_MSK 0 Masks SD_LOCK_Q bit
(read/write) 1 Unmasks SD_LOCK_Q bit
SD_UNLOCK_MSK 0 Masks SD_UNLOCK_Q bit
1 Unmasks SD_UNLOCK_Q bit
Reserved 0 0 0 Not used
SD_FR_CHNG_MSK 0 Masks SD_FR_CHNG_Q bit
1 Unmasks SD_FR_CHNG_Q bit
MV_PS_CS_MSK 0 Masks MV_PS_CS_Q bit
1 Unmasks MV_PS_CS_Q bit
Reserved x Not used
0x45 Raw Status 2 CCAPD 0 No CCAPD data detected— VBI These bits are status bits
(read only) System 2 only; they cannot be cleared
1 CCAPD data detected—VBI or masked; Register 0x46 is
System 2 used for this purpose
Reserved x x x
EVEN_FIELD 0 Current SD field is odd numbered
1 Current SD field is even
numbered
CHX_MIN_MAX_INTRQ 0 If the input to the ADC is within
the correct range this is 0
1 If the input to the ADC is outside
the range this is set to 1. The
range is set by User Sub Map 2
Reserved x Not used
MPU_STIM_INTRQ 0 MPU_STIM_INTRQ = 0
1 MPU_STIM_INTRQ = 1
0x46 Interrupt Status 2 CCAPD_Q 0 Closed captioning not detected These bits can be cleared or
(read only) in the input video signal—VBI masked by Register 0x47 and
System 2 Register 0x48, respectively;
1 Closed captioning data detected note that the interrupt in
in the video input signal—VBI Register 0x46 for the CCAP,
System 2 CGMS, and WSS data uses the
Mode 1 data slicer
Reserved x Not used
Reserved x x Not used
SD_FIELD_CHNGD_Q 0 SD signal has not changed field
from odd to even or vice versa
1 SD signal has changed Field from
odd to even or vice versa
MPU_STIM_INTRQ_Q 0 Manual interrupt not set
1 Manual interrupt set
0x47 Interrupt Clear 2 CCAPD_CLR 0 Do not clear—VBI System 2 Note that interrupt in
(write only) 1 Clears CCAPD_Q bit— Register 0x46 for the CCAP,
VBI System 2 CGMS, and WSS data uses the
Mode 1 data slicer
Reserved x Not used
Reserved x x
SD_FIELD_CHNGD_CLR 0 Do not clear
1 Clears SD_FIELD_CHNGD_Q bit
CHX_MIN_MAX_INTRQ_CLR 0 Do not clear
1 Clears CHX_MIN_MAX_INTRQ bit
Reserved x Not used
MPU_STIM_INTRQ_CLR 0 Do not clear
1 Clears MPU_STIM_INTRQ_Q bit

0x48 Interrupt Mask 2 CCAPD_MSK 0 Masks CCAPD_Q bit— Note that interrupt in
(read/write) VBI System 2 Register 0x46 for the CCAP,
1 Unmasks CCAPD_Q bit— CGMS, and WSS data uses the
VBI System 2 Mode 1 data slicer
Reserved 0 Not used
Reserved 0 0 Not used
SD_FIELD_CHNGD_MSK 0 Masks SD_FIELD_CHNGD_Q bit
1 Unmasks SD_FIELD_CHNGD_Q
bit
CHX_MIN_MAX_INTRQ_MSKB 0 Masks CHX_MIN_MAX_INTRQ bit
1 Unmasks CHX_MIN_MAX_INTRQ
bit
Reserved 0 Not used
MPU_STIM_INTRQ_MSK 0 Masks MPU_STIM_INTRQ_Q bit
1 Unmasks MPU_STIM_INTRQ_Q
bit
0x49 Raw Status 3 SD_OP_50Hz; SD 60 Hz/50 Hz 0 SD 60 Hz signal output These bits are status bits
(read only) frame rate at output only; they cannot be cleared
1 SD 50 Hz signal output or masked; Register 0x4A is
used for this purpose
SD_V_LOCK 0 SD vertical sync lock is not
established
1 SD vertical sync lock established
SD_H_LOCK 0 SD horizontal sync lock is not
established
1 SD horizontal sync lock
established
Reserved x Not used
SCM_LOCK 0 SECAM lock is not established
1 SECAM lock established
Reserved x x x Not used
0x4A Interrupt Status 3 SD_OP_CHNG_Q; SD 60 Hz/50 Hz 0 No change in SD signal standard These bits can be cleared
(read only) frame rate at output detected at the output and masked by Register 0x4B
and Register 0x4C, respectively
1 A change in SD signal standard is
detected at the output
SD_V_LOCK_CHNG_Q 0 No change in SD VSYNC lock
status
1 SD VSYNC lock status has
changed
SD_H_LOCK_CHNG_Q 0 No change in HSYNC lock status
1 SD HSYNC lock status has
changed
SD_AD_CHNG_Q; SD autodetect 0 No change in AD_RESULT[2:0]
changed bits in Status 1 register
1 AD_RESULT[2:0] bits in Status 1
register have changed
SCM_LOCK_CHNG_Q; SECAM lock 0 No change in SECAM lock status
1 SECAM lock status has changed
PAL_SW_LK_CHNG_Q 0 No change in PAL swinging burst
lock status
1 PAL swinging burst lock status
has changed

0x4B Interrupt Clear 3 SD_OP_CHNG_CLR 0 Do not clear
(write only) 1 Clears SD_OP_CHNG_Q bit
SD_V_LOCK_CHNG_CLR 0 Do not clear
1 Clears SD_V_LOCK_CHNG_Q bit
SD_H_LOCK_CHNG_CLR 0 Do not clear
1 Clears SD_H_LOCK_CHNG_Q bit
SD_AD_CHNG_CLR 0 Do not clear
1 Clears SD_AD_CHNG_Q bit
SCM_LOCK_CHNG_CLR 0 Do not clear
1 Clears SCM_LOCK_CHNG_Q bit
PAL_SW_LK_CHNG_CLR 0 Do not clear
1 Clears PAL_SW_LK_CHNG_Q bit
0x4C Interrupt Mask 3 SD_OP_CHNG_MSK 0 Masks SD_OP_CHNG_Q bit
(read/write) 1 Unmasks SD_OP_CHNG_Q bit
SD_V_LOCK_CHNG_MSK 0 Masks SD_V_LOCK_CHNG_Q bit
1 Unmasks SD_V_LOCK_CHNG_Q
bit
SD_H_LOCK_CHNG_MSK 0 Masks SD_H_LOCK_CHNG_Q bit
1 Unmasks SD_H_LOCK_CHNG_Q
bit
SD_AD_CHNG_MSK 0 Masks SD_AD_CHNG_Q bit
1 Unmasks SD_AD_CHNG_Q bit
SCM_LOCK_CHNG_MSK 0 Masks SCM_LOCK_CHNG_Q bit
1 Unmasks SCM_LOCK_CHNG_Q
bit
PAL_SW_LK_CHNG_MSK 0 Masks PAL_SW_LK_CHNG_Q bit
1 Unmasks PAL_SW_LK_CHNG_Q
bit
0x4E Interrupt Status 4 VDP_CCAPD_Q 0 Closed captioning not detected These bits can be cleared
(read only) and masked by Register 0x4F
and Register 0x50,
1 Closed captioning detected
respectively; note that an
Reserved x interrupt in Register 0x4E for
VDP_CGMS_WSS_CHNGD_Q; 0 CGMS/WSS data is not the CCAP, CGMS, and WSS
see Address 0x9C, Bit 4, of User Sub changed/not available data uses the VDP data slicer
Map to determine whether 1 CGMS/WSS data is
interrupt is issued for a change in changed/available
detected data or for when data is
detected, regardless of content
Reserved x
Reserved x
Reserved x
Reserved x
Reserved x
0x4F Interrupt Clear 4 VDP_CCAPD_CLR 0 Do not clear In Register 0x4E,
(write only) 1 Clears VDP_CCAPD_Q CCAP/CGMS/ WSS data uses
VDP data slicer
Reserved 0
VDP_CGMS_WSS_CHNGD_CLR 0 Do not clear
1 Clears
VDP_CGMS_WSS_CHNGD_Q
Reserved 0
Reserved 0
Reserved 0
Reserved 0 Do not clear
Reserved 0
VDP_CCAPD_CLR 0 Do not clear

0x50 Interrupt Mask 4 VDP_CCAPD_MSK 0 Masks VDP_CCAPD_Q Note that an interrupt in
1 Unmasks VDP_CCAPD_Q Register 0x4E for the CCAP,
CGMS, and WSS data uses
Reserved 0 the VDP data slicer
VDP_CGMS_WSS_CHNGD_MSK 0 Masks
1 Unmasks
Reserved 0
Reserved 0
Reserved 0
Reserved 0
Reserved 0
0x51 Interrupt Latch 0 CR_CHANNEL_MAX_VIOLATION 0 Cr value is below programmed This register is cleared by
(read only) maximum value CHX_MIN_MAX_INTRQ_CLR
1 Cr value is above programmed
maximum value
CR_CHANNEL_MIN_VIOLATION 0 Cr value is above programmed
minimum value
1 Cr value is below programmed
minimum value
CB_CHANNEL_MAX_VIOLATION 0 Cb value is below programmed
maximum value
1 Cb value is above programmed
maximum value
CB_CHANNEL_MIN_VIOLATION 0 Cb value is above programmed
minimum value
1 Cb value is below programmed
minimum value
Y_CHANNEL_MAX_VIOLATION 0 Y value is below programmed
maximum value
1 Y value is above programmed
maximum value
Y_CHANNEL_MIN_VIOLATION 0 Y value is above programmed
minimum value
1 Y value is below programmed
minimum value
Reserved 0 0
0x53 Interrupt Status 5 Reserved x
(read only) DIAG_TRI1_L1 0 Voltage higher than See DIAG1_SLICE_LEVEL
DIAG1_SLICE_LEVEL not detected (User Map Register 0x5D
on DIAG1 pin [4:2]) and
1 Voltage higher than DIAG2_SLICE_LEVEL (User
DIAG1_SLICE_LEVEL detected on Map Register 0x5E [4:2])
DIAG1 pin.
Reserved x These bits can be cleared or
masked in Register 0x54 and
DIAG_TRI2_L1 0 Voltage higher than Register 0x55, respectively
DIAG2_SLICE_LEVEL not detected
on DIAG2 pin
1 Voltage higher than
DIAG2_SLICE_LEVEL detected on
DIAG2 pin.
Reserved x x x x
0x54 Interrupt Clear 5 Reserved 0
(write only) DIAG_TRI1_L1_CLR 0 Do not clear DIAG_TRI1_L1
Reserved 0
DIAG_TRI2_L1_CLR 0 Do not clear DIAG_TRI2_L1
Reserved 0 0 0 0

0x55 Interrupt Mask 5 Reserved 0
DIAG_TRI1_L1_MSK 0 Masks DIAG_TRI1_L1
1 Unmasks DIAG_TRI1_L1
Reserved 0
DIAG_TRI2_L1_MSK 0 Masks DIAG_TRI2_L1
1 Unmasks DIAG_TRI2_L1
Reserved 0 0 0 0
0x60 VDP_CONFIG_1 VDP_TTXT_TYPE_MAN[1:0] 0 0 PAL: Teletext-ITU-BT.653-625/
50-A,
NTSC: reserved
0 1 PAL: Teletext-ITU-BT.653-625/
50-B (WST),
NTSC: Teletext-ITU-BT.653-525/
60-B
50-C,
60-C, or
EIA516 (NABTS)
50-D,
60-D
VDP_TTXT_TYPE_MAN_ENABLE 0 User programming of teletext
type disabled
1 User programming of teletext
type enabled
WST_PKT_DECODE_DISABLE 0 Enables hamming decoding of
WST packets
1 Disables hamming decoding of
WST packets
Reserved 1 0 0 0
0x62 VDP_ADF_ ADF_DID[4:0] 1 0 1 0 1 User-specified DID sent in the
CONFIG_1 ancillary data stream with VDP
decoded data
ADF_MODE[1:0] 0 0 Nibble mode Sets whether ancillary data
0 1 Byte mode, no code restrictions output mode in byte mode or
nibble mode
1 0 Byte mode with 0x00 and 0xFF
prevented
1 1 Reserved
ADF_ENABLE 0 Disables insertion of VBI decoded
data into ancillary 656 stream
1 Enables insertion of VBI decoded
data into ancillary 656 stream
0x63 VDP_ADF_ ADF_SDID[5:0] 1 0 1 0 1 0 User-specified SDID sent in the
CONFIG_2 ancillary data stream with VDP
decoded data
Reserved x
DUPLICATE_ADF 0 Ancillary data packet is spread
across the Y and C data streams
1 Ancillary data packet is
duplicated on the Y and C data
streams
0x64 VDP_LINE_00E VBI_DATA_P318[3:0] 0 0 0 0 Sets VBI standard to be decoded
from Line 318 (PAL), NTSC—not
applicable
Reserved 0 0 0
MAN_LINE_PGM 0 Decode default VDP standards on
the expected lines.
1 Manually program the VBI If set to 1, all
standard to be decoded on each VBI_DATA_Px_Ny bits can be
line. set as desired

0x65 VDP_LINE_00F VBI_DATA_P319_N286[3:0] 0 0 0 0 Sets VBI standard to be decoded MAN_LINE_PGM must be set
from Line 319 (PAL), Line 286 to 1 for these bits to be
(NTSC) effective
VBI_DATA_P6_N23[3:0] 0 0 0 0 Sets VBI standard to be decoded
from Line 6 (PAL), Line 23 (NTSC)
0x66 VDP_LINE_010 VBI_DATA_P320_N287[3:0] 0 0 0 0 Sets VBI standard to be decoded MAN_LINE_PGM must be set
(NTSC) effective
(NTSC) effective
0x68 VDP_LINE_012 VBI_DATA_P322[3:0] 0 0 0 0 Sets VBI standard to be decoded MAN_LINE_PGM must be set
from Line 322 (PAL), NTSC—not to 1 for these bits to be
applicable effective
VBI_DATA_P9[3:0] 0 0 0 0 Sets VBI standard to be decoded
applicable
0x69 VDP_LINE_013 VBI_DATA_P323[3:0] 0 0 0 0 Sets VBI standard to be decoded MAN_LINE_PGM must be set
from Line 323 (PAL), NTSC—not to 1 for these bits to be
applicable effective
applicable
0x6A VDP_LINE_014 VBI_DATA_P324_N272[3:0] 0 0 0 0 Sets VBI standard to be decoded MAN_LINE_PGM must be set
(NTSC) effective
from Line 11 (PAL); NTSC—not
applicable
0x6B VDP_LINE_015 VBI_DATA_P325_N273[3:0] 0 0 0 0 Sets VBI standard to be decoded MAN_LINE_PGM must be set
(NTSC) effective
0x6C VDP_LINE_016 VBI_DATA_P326_N274[3:0] 0 0 0 0 Sets VBI standard to be decoded MAN_LINE_PGM must be set
(NTSC) effective
0x6D VDP_LINE_017 VBI_DATA_P327_N275[3:0] 0 0 0 0 Sets VBI standard to be decoded MAN_LINE_PGM must be set
(NTSC) effective
0x6E VDP_LINE_018 VBI_DATA_P328_N276[3:0] 0 0 0 0 Sets VBI standard to be decoded MAN_LINE_PGM must be set
(NTSC) effective
0x6F VDP_LINE_019 VBI_DATA_P329_N277[3:0] 0 0 0 0 Sets VBI standard to be decoded MAN_LINE_PGM must be set
(NTSC) effective

0x70 VDP_LINE_01A VBI_DATA_P330_N278[3:0] 0 0 0 0 Sets VBI standard to be decoded MAN_LINE_PGM must be set
(NTSC) effective
0x71 VDP_LINE_01B VBI_DATA_P331_N279[3:0] 0 0 0 0 Sets VBI standard to be decoded MAN_LINE_PGM must be set
(NTSC) effective
0x72 VDP_LINE_01C VBI_DATA_P332_N280[3:0] 0 0 0 0 Sets VBI standard to be decoded MAN_LINE_PGM must be set
(NTSC) effective
0x73 VDP_LINE_01D VBI_DATA_P333_N281[3:0] 0 0 0 0 Sets VBI standard to be decoded MAN_LINE_PGM must be set
(NTSC) effective
0x74 VDP_LINE_01E VBI_DATA_P334_N282[3:0] 0 0 0 0 Sets VBI standard to be decoded MAN_LINE_PGM must be set
(NTSC) effective
0x75 VDP_LINE_01F VBI_DATA_P335_N283[3:0] 0 0 0 0 Sets VBI standard to be decoded MAN_LINE_PGM must be set
(NTSC) effective
(NTSC) effective
(NTSC) effective
0x78 VDP_STATUS CC_AVL 0 Closed captioning not detected CC_CLEAR resets the CC_AVL
(read only) bit
1 Closed captioning is detected
CC_EVEN_FIELD 0 Closed captioning decoded from
odd field
1 Closed captioning decoded from
even field
CGMS_WSS_AVL 0 CGMS/WSS is not detected CGMS_WSS_CLEAR resets
1 CGMS/WSS detected the CGMS_WSS_AVL bit
Reserved 0 0 0 0
TTXT_AVL 0 Teletext not detected
1 Teletext detected
VDP_STATUS_ CC_CLEAR 0 Does not reinitialize the CCAP This is a self-clearing bit
CLEAR readback registers
(write only) 1 Reinitializes the CCAP readback
registers
Reserved 0
CGMS_WSS_CLEAR 0 Does not reinitialize the This is a self-clearing bit
CGMS/WSS readback registers
1 Reinitializes the CGMS/WSS
readback registers
Reserved 0 0 0 0 0

0x79 VDP_CCAP_ CCAP_BYTE_1[7:0] x x x x x x x x Decoded Byte 1 of CCAP
DATA_0
(read only)
0x7A VDP_CCAP_ CCAP_BYTE_2[7:0] x x x x x x x x Decoded Byte 2 of CCAP
DATA_1
(read only)
0x7D VDP_CGMS_ CGMS_CRC[5:2] x x x x Decoded CRC sequence for CGMS
WSS_DATA_0 Reserved 0 0 0 0
(read only)
0x7E VDP_CGMS_ CGMS_WSS[13:8] x x x x x x Decoded CGMS/WSS data
WSS_DATA_1 CGMS_CRC[1:0] x x Decoded CRC sequence for CGMS
(read only)
0x7F VDP_CGMS_ CGMS_WSS[7:0] x x x x x x x x Decoded CGMS/WSS data
WSS_DATA_2
(read only)
0x9C VDP_OUTPUT_ Reserved 0 0 0 0
SEL WSS_CGMS_CB_CHANGE 0 Disable content-based updating The available bit shows the
of CGMS and WSS data availability of data only
1 Enable content-based updating when its content has
of CGMS and WSS data changed
Reserved 0 0 0

VPP MAP DESCRIPTION
To access the registers listed in Table 107, the user must set the VPP I2C device address by writing to VPP_SLAVE_ADDR[6:0].
VPP_SLAVE_ADDR[6:0] can be found in User Map Register 0xFD. Analog Devices recommended scripts set the VPP I2C device address to
0x84. The default bits are indicated by the gray shading.
Table 107. VPP Map Register Descriptions

VPP Map Bits (Shading Indicates Default)
0x41 DEINT_RESET DEINT_RESET 0
1 Reset the I2P core
Reserved 0 0 0 0 0 0 0 Reserved
0x55 I2C_DEINT_ENABLE Reserved 0 0 0 0 0 0 0 Reserved
I2C_DEINT_ENABLE 0 Disable I2P converter In order for the I2P converter to
1 Enable I2P converter operate correctly, the
ADV_TIMING_MODE_EN bit
must be set to 1. Also changes
to the output timing video are
needed. Refer to the Analog
Devices recommended scripts.
0x5B ADV_TIMING_MODE_EN Reserved 0 0 0 0 0 0 0 Reserved
ADV_TIMING_MODE_EN 0 Enable advanced timing
mode
1 Disable advanced timing Advanced timing mode must
mode be enabled in order for the I2P
converter to work correctly

CSI MAP DESCRIPTION
To access the registers listed in Table 108, the user must set the CSI I2C device address by writing to CSI_TX_SLAVE_ADDR[6:0].
CSI_TX_SLAVE_ADDR[6:0] can be found in User Map Register 0xFE. Analog Devices recommended scripts set the CSI I2C device address to
0x88. The gray shading is indicates the default.
Table 108. MIPI CSI Map Register Descriptions

MIPI CSI Map Bit (Shading Indicates Default)
0x00 CSITX_PWRDN Reserved 0 0 0 0 0 0 0 Reserved
CSITX_PWRDN 0 CSI Tx on
1 CSI Tx off
0x01 TLPX Reserved 0 0 0 Reserved
TLPX[4:0] 0 0 0 1 1 These bits set the duration of the For normal operation:
TLPX period of the D0P/D0N MIPI A 1 bit increase results in an increase
CSI-2 data lanes. of 37.04 ns.
TLPX[4:0]must be greater than or
equal to 2.
In I2P mode:
A 1 bit increase results in an increase
of 18.52 ns.
TLPX[4:0] must be greater than or
equal to 3.
0x02 THSPREP Reserved 0 0 0 Reserved
THSPREP[4:0] 0 0 0 1 1 These bits set the duration of the For normal operation:
THS-PREPARE period of the D0P/D0N A 1 bit increase results in an increase
MIPI CSI-2 data lanes. of 37.04 ns.
THSPREP[4:0] must be greater than or
equal to 2.
In I2P mode:
of 18.52 ns.
THSPREP[4:0] must be greater than or
equal to 3.
0x03 THSZEROS Reserved 0 0 0 Reserved
THSZEROS[4:0] 0 0 1 1 0 These bits set the duration of the For normal operation:
HS-ZERO period of the D0P/D0N A 1 bit increase results in an increase
THSZEROS[4:0]must be greater than
or equal to 4.
In I2P mode:
of 18.52 ns.
THSZEROS[4:0] must be greater than
or equal to 7.
0x04 THSTRAIL Reserved 0 0 0 Reserved
THSTRAIL[4:0] 0 0 1 0 0 These bits set the duration of the For normal operation:
HS-TRAIL period of the D0P/D0N A 1 bit increase results in an increase
THSTRAIL[4:0] must be greater than or
equal to 3.
In I2P mode:
of 18.52 ns.
THSTRAIL[4:0]must be greater than or
equal to 4.
0x05 THSEXIT Reserved 0 0 0 Reserved
THSEXIT[4:0] 0 0 1 0 1 These bits set the duration of the For normal operation:
HS-EXIT period of the D0P/D0N A 1 bit increase results in an increase
MIPI CSI-2 data lanes of 37.04 ns.
THSEXIT[4:0]must be greater than or
equal to 3.
In I2P mode:
of 18.52 ns.
THSEXIT[4:0]must be greater than or
equal to 6.

0x06 TCLK_PREP Reserved 0 0 0 0 0 Reserved
TCLK_PREP[4:0] 0 1 0 These bits set the duration of the For normal operation:
HS-PREPARE period of the A 1 bit increase results in an increase
CLKP/CLKN MIPI CSI-2 clock lanes of 37.04 ns.
TCLK_PREP[4:0] must be greater than
or equal to 2.
In I2P mode:
of 18.52 ns.
TCLK_PREP[4:0] must be greater than
or equal to 4.
0x07 TCLK_ZEROS Reserved 0 0 0
TCLK_ZEROS[4:0] 0 1 0 1 1 These bits set the duration of the For normal operation:
HS-ZERO period of the A 1 bit increase results in an increase
CLKP/CLKN MIPI CSI-2 clock lanes. of 37.04 ns.
TCLK_ZEROS [4:0] must be greater
than or equal to 7.
In I2P mode:
of 18.52 ns.
TCLK_ZEROS [4:0] must be greater
than or equal to 14.
0x08 TCLK_TRAIL Reserved 0 0 0 0 Reserved
TCLK_TRAIL[3:0] 0 0 1 1 These bits set the duration of the For normal operation:
HS-TRAIL period of the A 1 bit increase results in an increase
CLKP/CLKN MIPI CSI-2 clock lanes. of 37.04 ns.
TCLK_TRAIL[3:0] must be greater than
or equal to 3.
In I2P mode:
of 18.52 ns.
TCLK_TRAIL[3:0] must be greater than
or equal to 4.
0x09 ANCILLARY_DI Reserved 0 0 Reserved
ANCILLARY_DI 1 1 0 0 0 0 Data type for ancillary data Sets the 6 data type bits used in the
packets. data identifier byte. In this case the
data identifier byte is for ancillary data
packets.
0x0A VBIVIDEO_DI Reserved 0 0
VBIVIDEO_DI 1 1 0 0 0 1 Data type for VBI data packets. Sets the 6 data type bits used in the
data identifier byte. In this case the
data identifier byte is for Vertical
Blanking Interval data packets.
0x0B LSPKT_DI Reserved 0 0 Reserved
LSPKT_DI 0 0 0 0 1 0 Data type for line start packets. Sets the 6 data type bits used in the
data identifier byte is for line start
packets.
0x0C LEPKT_DI Reserved 0 0 Reserved
LEPKT_DI 0 0 0 0 1 1 Data type for line end packets. Sets the 6 data type bits used in the
data identifier byte is for line end
packets.

0x0D VC_REF Reserved 0 0 0 0 0 0 Reserved
VC_REF 0 0 Virtual channel identifier Sets the virtual channel identifier bits
used in Data Identifier bytes. Data
identifier bytes are used in MIPI CSI-2
data packets.
0x0E CKSUM_EN Reserved 0 0 0 0 0 0 0 Reserved
CKSUM_EN 0 High speed long packet
checksum replaced with 0xFFFF
1 High speed long packet
checksum appended to MIPI CSI
stream
0x1F CSI_FRAME_ Reserved 0 0 0 0 0 0 Reserved
NUM_CTL
FBIT_VAL_AT_ 0 The field number is set to 0 at the Sets frame number used in MIPI CSI-2
FIELD1START_ start of the first field output. frame start/end packets of first frame.
INTERLACED
1 The field number is set to 1 at the
start of the first field output.
FRAMENUMBER_ 0 Frame number is 1 for odd fields Sets frame number in frame start/end
INTERLACED and 2 for even fields. packets
This I2C bit only applies for interlaced
1 Frame number is 2 for even fields video.
and 1 for odd fields.
0x20 CSI_ Reserved 0 0 0 0 0 0 0 Reserved
LINENUMBER_ Increment line numbers by 2
LINENUMBER_INCR_ 0 The line numbers in the line start (LS)
INCR_ (default).
INTERLACED and line end (LE) packets for
INTERLACED
interlaced video have to increment by
more than 1. This bit gives the option
of whether line numbers are
incremented in steps of 2 or 3.
This bit only applies for interlaced
video.
1 Increment line numbers by 3.
0x26 ESC_MODE_CTL Reserved 0 0 0 0 Reserved
ESC_XSHUTDOWN_CLK 0 These two bits are used to force See MIPI CSI-2 Tx Output section for
the MIPI Clock lanes (CLKP and more information.
1 CLKN) to enter and exit the
ESC_MODE_EN_CLK 0 Ultralow Power State
1
ESC_XSHUTDOWN_D0 0 These two bits are used to force See MIPI CSI-2 Tx Output section for
the MIPI Data lane (D0P and D0N) more information.
to enter and exit the Ultralow
1 Power State
ESC_MODE_EN_D0 0
0xDE DPHY_PWDN_ DPHY_PWDN 0 MIPI D-PHY Block is not powered- In order to use this bit, the
CTL down DPHY_PWDN_OVERRIDE bit must be
set to 1.
1 MIPI D-PHY Block is powered-
down
DPHY_PWDN_ 0 Disable manual control of MIPI D-
OVERRIDE PHY powerdown.
1 Enable manual control of MIPI D- The MIPI D-PHY block can now be
PHY powerdown. powered down by using the
DPHY_PWDN bit.
Reserved 0 0 0 0 0 0 Reserved

REFERENCES
CEA-861-D Standard, A DTV Profile for Uncompressed High Speed Digital Interfaces, Revision D, July 18, 2006.
ITU-R BT.656-4 Recommendation, Interface for Digital Component Video Signals in 525-Line and 625-Line Television Systems Operating at
the 4:2:2 Level of Recommendation
ITU-R BT.601, February 1998.

NOTES
I2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).
HDMI, the HDMI Logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC in the United States and other
countries.
ESD Caution
ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection
circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
Legal Terms and Conditions

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks
are the property of their respective owners. Information contained within this document is subject to change without notice. Software or hardware provided by Analog Devices may not be
disassembled, decompiled or reverse engineered. Analog Devices’ standard terms and conditions for products purchased from Analog Devices can be found at:
http://www.analog.com/en/content/analog_devices_terms_and_conditions/fca.html.
©2014 Analog Devices, Inc. All rights reserved. Trademarks and

registered trademarks are the property of their respective owners.
UG11935-0-9/14(A)

ADV7280_7281_7282_7283_UG-637

Uploaded by

Copyright:

Available Formats

ADV7280_7281_7282_7283_UG-637

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

ADV7280_7281_7282_7283_UG-637

Uploaded by

Copyright:

Available Formats

ADV7280/ADV7281/ADV7282/ADV7283 Hardware

ADV7280/ADV7281/ADV7282/ADV7283 Functionality and Features

Rev. A | Page 1 of 104

Antialiasing Filters.......................................................................... 25 Register Maps .............................................................................. 59

Rev. A | Page 3 of 104

USING THIS HARDWARE REFERENCE GUIDE

Rev. A | Page 4 of 104

Rev. A | Page 5 of 104

VIDEO DECODER MODELS

Table 6. Description of ADV728x Models

Rev. A | Page 6 of 104

Rev. A | Page 7 of 104

ADV7280 CLOCK PROCESSING BLOCK

10-BIT ADC DIGITAL VS/FIELD/SFL

REFERENCE I2C/CONTROL INTRQ

Figure 1. ADV7280 Functional Block Diagram

ADV7280-M CLOCK PROCESSING BLOCK CLKP

10-BIT ADC DIGITAL

AIN4 FILTER + DOWN

REFERENCE I2C/CONTROL INTRQ

SCLK SDATA ALSB RESET PWRDWN

Figure 2. ADV7280-M Functional Block Diagram

Rev. A | Page 8 of 104

ADV7281 CLOCK PROCESSING BLOCK

10-BIT ADC DIGITAL

DIAGNOSTICS REFERENCE I2C/CONTROL INTRQ

Figure 3. ADV7281 Functional Block Diagram

ADV7281-M CLOCK PROCESSING BLOCK CLKP

10-BIT ADC DIGITAL

DIAGNOSTICS REFERENCE I2C/CONTROL INTRQ

Figure 4. ADV7281-M Functional Block Diagram

ADV7281-MA CLOCK PROCESSING BLOCK CLKP

10-BIT ADC DIGITAL

REFERENCE I2C/CONTROL INTRQ

SCLK SDATA ALSB RESET PWRDWN

Figure 5. ADV7281-MA Functional Block Diagram

Rev. A | Page 9 of 104

ADV7282 CLOCK PROCESSING BLOCK

10-BIT ADC DIGITAL

DIAGNOSTICS REFERENCE I2C/CONTROL INTRQ

Figure 6. ADV7282 Functional Block Diagram

ADV7282-M CLOCK PROCESSING BLOCK CLKP

10-BIT ADC DIGITAL

Figure 7. ADV7282-M Functional Block Diagram

ADV7283 CLOCK PROCESSING BLOCK

10-BIT ADC DIGITAL

OR FILTER + DOWN PIXEL DATA

SCLK SDATA ALSB RESET PWRDWN

Figure 8. ADV7283 Functional Block Diagram

Rev. A | Page 10 of 104

Rev. A | Page 11 of 104

SINGLE-ENDED INPUT NETWORK 430Ω

• YPrPb Figure 10. Differential Input Network

• Inherent small signal and large signal noise rejection

Rev. A | Page 12 of 104

Rev. A | Page 13 of 104

SHORT-TO-BATTERY (STB) DIAGNOSTICS

Rev. A | Page 14 of 104

Rev. A | Page 15 of 104

Table 12. DIAG_TRI1_L1_MSK Function Clearing Diagnostic Interrupts