Answers Final

Consider the RC and RL circuits shown in Figure 5.5c–d.
Let Vs(t) = 12 VDC, R = 100 kΩ,
L = 100 mH, C = 0.1 μF. Let us assume that initially the current in the circuit and charge capacitor is
zero. Simulate the current and voltage across each component for the case that the switch is connected.
to the supply voltage at time zero and flipped over instantly to B position at time t = 250 μs. Solve
this problem using Simulink® and present the results in five plots including the state of the switch as
a function of time, plus i(t), VL(t), VR(t), VC(t). Experiment with the system response by varying the
circuit component parameters R, C, L. How does increasing R affect the time constant of the system
in RC and RL circuits?
Solution:
Consider a voltage amplifier using a bipolar junction transistor as shown in Figure 5.17. Let
the resistances R1 = R2 = 10 kΩ, and supply voltage Vcc2 = 24 VDC. Assume that the current gain
of the transistor is 100, and the base to emitter voltage drop when it is conducting is 0.7 VDC.
Calculate and tabulate the following results for the following cases of input voltage, Vin = Vcc1 =
0.0, 0.5, 0.7, 0.75, 0.80, 0.85, 0.9, 1.0. The results to be calculated are base current (ib), collector
current (ic), emitter current (ie), and output voltage (Vo) measured between the collector and emitter.
Solution:
Design an op-amp circuit that will change the offset and slope of an input voltage and provide
an output voltage. Mathematically, the desired relationship between the input and output voltages of
the op-amp circuit is
Vout = K1 ⋅ (Vin − Voffset) (5.323)
For numerical calculations, assume the Vin range is 2.0–3.0 V. The desired output voltage range is
0.0–10 V. An example application where such a circuit may be useful is shown in Figure 5.59.
Solution:
Consider the op-amp circuit shown in Figure 5.60. Derive the relationship between the input
voltages Vin1, Vin2, and the output voltage Vout as function of R1, R2, R3, R4, R5. Select values for the
resistors so that the following relationship is obtained,
Vout = 5.0 ⋅ (Vin1 − 3.0 ⋅ Vin2)
Solution:
Determine the minimum voltage at the base of the transistor (Vin) that will saturate the transistor
and hence provide the maximum glow from the LED (Figure 5.61). Assume the following for the LED and
transistor: the forward bias voltage of the LED is Vf = 2.5 V, and the minimum voltage drop
between collector and emitter of transistor is VCE = 0.3V (i.e., when the transistor is fully saturated),
and the gain of the transistor 𝛽 = 100.
Solution:
Design an op-amp circuit to implement a PD (proportional plus derivative) control where
the proportional gain and the derivative gain are both adjustable. The circuit should have two input
voltages (Vi1(t), Vi2(t) and one output voltage (Vo(t)). The desired mathematical function to be realized
by the op-amp circuit is
Vo(t) = Kp ⋅ (Vi1 − Vi2(t)) + Kd ⋅ d∕dt((Vi1 − Vi2(t)))
Solution:
Consider the op-amp circuits shown in Figure 5.62. Derive the input–output voltage relationships.
Solution:
Solution:
Solution:
Consider the op-amp circuits shown in Figure 5.63. Determine the output voltage when the input
voltage is Vi = 0.1 V, and the current that flows to the inverting input.
Solution:
Consider a data acquisition system that samples signals from various sensors. Let us assume
the following: there are four sensors to be sampled. The voltage outputs from each sensor are in the
following ranges for sensors 1 through 4: ±10 VDC,±1 VDC, 0 to 5 VDC, and 0 to 2 VDC. Expected
maximum frequency content in each signal is 1 kHZ, 100 Hz, 20 Hz and 5 Hz for sensor 1 through 4,
respectively. The error introduced due to sampling should not be more than ±0.01% (1 part in 10 000)
of the maximum value of the signal. Determine the specifications for a 4-channel ADC (analog to
digital converter) for this application that will meet the requirements. Specifiy the minimum sampling
rate for each channel (according to the sampling theorem) and recommend a practical sampling rate
for each channel.
Solution:
Consider the RL and RC circuits shown in Figure 5.5c, d, respectively. The switch in each
circuit is connected to the supply voltage (A side) and B side at specified time instants. Assume the
following circuit parameters; L = 1000mH = 1000 × 10−3 H = 1H, C = 0.01 μF = 0.01 × 10−6 F,
R = 10 kΩ. Let the supply voltage be Vs(t) = 24 VDC. Assume in each circuit, the initial condition
on the current is zero and initial charge in the capacitor is zero. Starting time is to = 0.0 s. At time
t1 = 100 μs the switch is connected to the supply, and at time t2 = 500 μs, the switch is disconnected
from the supply and connected to the B side of the circuit. Plot the voltage across each component
and current as a function of time for the time period of t0 = 0.0 s to tf = 1000 μs.
Solution:

Answers Final

Uploaded by

Copyright:

Available Formats

Answers Final

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Answers Final

Uploaded by

Copyright:

Available Formats

Consider the RC and RL circuits shown in Figure 5.5c–d.

Let Vs(t) = 12 VDC, R = 100 kΩ,

the op-amp circuit is

Vout = K1 ⋅ (Vin − Voffset) (5.323)

resistors so that the following relationship is obtained,

Vout = 5.0 ⋅ (Vin1 − 3.0 ⋅ Vin2)

and the gain of the transistor 𝛽 = 100.

by the op-amp circuit is

Vo(t) = Kp ⋅ (Vi1 − Vi2(t)) + Kd ⋅ d∕dt((Vi1 − Vi2(t)))

for each channel.

You might also like