IJRTI2209058 Sharvani

© 2022 IJRTI | Volume 7, Issue 9 | ISSN: 2456-3315
M3, M4, M6 have the same length whereas M3,M4 have same width and length, M5 and M8 forms NMOS current mirror have
same length, M1 and M2 have same width and length 45nm technology depends on the performance of parameters such as (W/L)
ratios to make the chip smaller[8][9].
III. METHODOLOGY
The design the operational amplifier for this research, we adopted 45nm technology. Various research were carried out to
understand more about the operational amplifier's effectiveness, or the circuit's process variation. Various limitations have been
taken into consideration. The node was constructed using 45nm technology, 1.8V was chosen as the voltage supply. In order to
keep all MOS transistors in the saturation zone, the Input Common-Mode Range (ICMR) has been set between 0.8V and 1.6V,
while the threshold voltages for nmos and pmos are 0.45V and 0.5V, respectively[2][4].Similarly, 2PF has been chosen for the
load capacitance so that the poles will remain before the 0dB point. This assures the circuit's stability.
For the optimal condition, the gain, slew rate, and gain-bandwidth product (GBW) have been selected. Here, maintaining the
input voltage and output voltage swing within the ICMR range is crucial. The design process begins with research on exceptional
Op-amp topologies that are frequently used [1][8].
The Design procedure of two stage Operational Amplifier specifications for following parameters are:
a) Voltage supply (VDD) : 1.8V
b) Gain(G) at dc : 80dB
c) Gain bandwidth product (GBW) : 30MHZ
d) Input Common Mode Range (ICMR) : 0.8V to 1.6V[ V vin(min) and vin(max) ]
e) E) Load Capacitance ( ) : 2pF
f) F) Slew Rate (SR) :
Calculation of compensation capacitor ( ):
For 80 degree phase margin, 0.22 ( ) = 0.44pF
Selection of :
Determining the min value for the tail current based on Slew rate requirements = SR( ) = 16 A
Calculation of (3,4):
M3 is diode connected, = , D3 & D1 are same where as = & =
( =
Thus W/L of M3 is determined by using max ICMR [Vin(max)]
( =( as M3,M4 form current mirrors
( =
Approximately chooses as 14.
Size of M1 & M2 NMOS input transistors
Choose ( =( to achieve the desired dB
( =
( =
( =( as M5,M8 form current mirrors
Calculation of (6):
( =(
( =
Calculation of (7):
( =(
Where as =
IJRTI2209058 International Journal for Research Trends and Innovation (www.ijrti.org) 453
The following figure demonstrates the two stage CMOS Op-amp schematic. The schematic is implemented using the calculated
parameters that taken into consideration design requirements and specifications. Five NMOS and three PMOS constitute the
operational amplifier with W/L values [5][8].
Figure 1: Two Stage OP-amp
Figure 2: Schematic of Two stage Op-amp
IV. RESULTS AND DISCUSSIONS

Before Using a Tanner tool and a 45nm node, the design and optimization of a two-stage CMOS Opamp circuit were verified. A
supply voltage of 1.8V was used. To meet the various limitations of the circuit, multiple analysis including DC, AC, Transient,
and Power analysis have been conducted [7][8].
Transient Analysis:
DC Analysis:
Temperature Analysis:
AC Analysis:
Power Analysis
V. CONCLUSION
After For the two-stage Op-amp, Implementation is a multidimensional optimization problem where enhancing one or more
parameters could actually deteriorate other Additionally, when designing circuits for high dc-gain and high bandwidth
applications, the gain-bandwidth-product continually presents challenges to the designers[1]. As a result, the circuit modelling
was carried out using a tanner tool with a 45nm node. The performance is enhanced by altering parameters like (W/L) ratios.
Additionally, this makes use of design equations, including accurate selection and sizing of the proposed circuit's configuration.
This proposed design achieves 80dB gain and phase margin at unity gain configuration and power dissipation[13][14].
VlSI technology nodes such as 45nm came into existence and more would continue to come in future these technologies depends
on the performance of parameters such as (W/L) ratios to make the chip smaller.
REFERENCES
[1] Patnaik, A. Panigrahy, R. K. Patjoshi and S. S. Rout, "Design and Implementation of optimized Parameter Based
Operational Amplifier for High Speed Analog Signal Processing," 2020 IEEE International Symposium on Sustainable
Energy, Signal Processing and Cyber Security (iSSSC), 2020, pp. 1-6,
[2] X. Jin and J. He, "Design and Analysis of Two-Stage CMOS Operational Amplifier for Fluorescence Signal Processing,"
2020 7th International Conference on Information Science and Control Engineering (ICISCE), 2020,pp.2345-2348.
[3] Y. Wenger and B. Meinerzhagen, "Implementation of a Fully-Differential Operational Amplifier with Wide-Input Range,
High-Impedance Common-Mode Feedback," 2019 15th Conference on Ph.D Research in Microelectronics and
Electronics (PRIME), 2019, pp. 1-4, doi: 10.1109/PRIME.2019.8787739.
[4] D. Van Truong, L. Mai, V. -S. Tran, N. B. Duong and H. N. Do, "0.5W S-band two-stage power amplifier: Research,
design and implementation," 2018 2nd International Conference on Recent Advances in Signal Processing,
Telecommunications & Computing (SigTelCom),2018,pp.51-55,
[5] L. Kavyashree, M. Hemambika, K. Dharani, A. V. Naik and M. P. Sunil, "Design and implementation of two stage
CMOS operational amplifier using 90nm technology," 2017 International Conference on Inventive Systems and Control
(ICISC), Coimbatore, 2017, pp. 1-4.
[6] Y. G3uo, "An accurate design approach for two-stage CMOS operational amplifiers," 2016 IEEE Asia Pacific Conference
on Circuits and Systems (APCCAS), Jeju, 2016, pp. 563-566.
[7] J. Mahattanakul, "Design procedure for two-stage CMOS operational amplifiers employing current buffer," IEEE
Transactions on Circuits and Systems II: Express Briefs, vol. 52, no. 11, pp. 766-770, Nov. 2005.
[8] Razavi, “Design of Analog CMOS Integrated Circuits”, New York: Mc-Grew Hill, 2001.
[9] D. Grasso, G. Palumbo and S. Pennisi, "Comparison of the Frequency Compensation Techniques for CMOS Two-Stage
Miller OTAs," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 55, no. 11, pp. 1099-1103, Nov. 2008.
[10] Shem-Tov, M. Kozak and E. G. Friedman, "A high-speed CMOS op-amp design technique using negative Miller
capacitance," Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004.
ICECS 2004., Tel Aviv, Israel, 2004, pp. 623-626.
[11] Y. Guo, "An accurate design approach for two-stage CMOS operational amplifiers," 2016 IEEE Asia Pacific Conference
on Circuits and Systems (APCCAS), Jeju, 2016, pp. 563-566.
[12] T. Elarabi, V. Deep and C. K. Rai, "Design and simulation of state-of-art ZigBee transmitter for IoT wireless devices,"
2015 IEEE International Symposium on Signal Processing 33and Information Technology (ISSPIT), 2015.
[13] Mahesh Mudavath, Sresta Valasa, Avunoori Saisrinithya and Amgothu Laxmi Divya “Design of Cryogenic CMOS LNAs
for Space Communications”, in Journal of Physics: Conference Series, Volume 1817, Issue 1, 2021, 012007, ISSN: 1742-
6588, E-ISSN: 1742-6596, IOP Publishing, DOI: 10.1088/1742-6596/1817/1/012007.
[14] Mahesh Mudavath, K. Hari Kishore, Azham Hussain and C.S. Boopathi “Design and analysis of CMOS RF receiver
front-end of LNA for wireless applications”, in “Microprocessors and Microsystems, Volume 75, 13th January. 2020,
102999 (SCI+ Scopus+ web of science)”.

IJRTI2209058 Sharvani

Uploaded by

Copyright:

Available Formats

IJRTI2209058 Sharvani

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

IJRTI2209058 Sharvani

Uploaded by

Copyright:

Available Formats

© 2022 IJRTI | Volume 7, Issue 9 | ISSN: 2456-3315

Figure 1: Two Stage OP-amp

Figure 2: Schematic of Two stage Op-amp

IV. RESULTS AND DISCUSSIONS

You might also like