General Description: 9.5 V Boosted Audio System With Adaptive Sound Maximizer and Speaker Protection
General Description: 9.5 V Boosted Audio System With Adaptive Sound Maximizer and Speaker Protection
General Description: 9.5 V Boosted Audio System With Adaptive Sound Maximizer and Speaker Protection
1. General description
The TFA9890 is a high efficiency class-D audio amplifier with a sophisticated speaker
boost and protection algorithm. It can deliver 7.2 W peak output power into an 8
speaker at a supply voltage of 3.6 V. The internal boost converter raises the supply
voltage to 9.5 V, providing ample headroom for major improvements in sound quality.
A safe working environment is provided for the speaker under all operating conditions.
The TFA9890 maximizes acoustic output while ensuring diaphragm displacement and
voice coil temperature do not exceed their rated limits. This function is based on a
speaker box model that operates in all loudspeaker environments (e.g. free air, closed box
or vented box). Furthermore, advanced signal processing ensures the quality of the audio
signal is never degraded by unwanted clipping or distortion in the amplifier or speaker.
Unlike competing solutions, the adaptive sound maximizer algorithm uses feedback to
accurately calculate both the temperature and the excursion, allowing the TFA9890 to
adapt to changes in the acoustic environment.
Internal intelligent DC-to-DC conversion boosts the supply rail to provide additional
headroom and power output. The supply voltage is only raised when necessary. This
maximizes the output power of the class-D audio amplifier while limiting quiescent power
consumption.
The TFA9890 also incorporates advanced battery protection. By limiting the supply
current when the battery voltage is low, it prevents the audio system from drawing
excessive load currents from the battery, which could cause a system undervoltage. The
advanced processor minimizes the impact of a falling battery voltage on the audio quality
by preventing distortion as the battery discharges.
The device features low RF susceptibility because it has a digital input interface that is
insensitive to clock jitter. The second order closed loop architecture used in a class-D
audio amplifier provides excellent audio performance and high supply voltage ripple
rejection. The audio input interface is I2S and the control settings are communicated via
an I2C-bus interface.
The device also provides the speaker with robust protection against ESD damage. In a
typical application, no additional components are needed to withstand a 15 kV discharge
on the speaker.
The TFA9890 is available in a 49-bump WLCSP (Wafer Level Chip-Size Package) with a
400 m pitch.
NXP Semiconductors TFA9890
9.5 V boosted audio system with adaptive sound maximizer and
speaker protection
3. Applications
Mobile phones
Tablets
Portable Navigation Devices (PND)
Notebooks/Netbooks
MP3 players and portable media players
Small audio systems
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
5. Ordering information
Table 2. Ordering information
Type number Package
Name Description Version
TFA9890UK WLCSP49 wafer level chip-size package; 49 bumps TFA9890UK
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
6. Block diagram
TFA9890
SCL G1 E7, F7, G7 BST
RAM/ROM ADAPTIVE
I2C DC-to-DC
SDA F1 INTERFACE MEMORY E5, F5, G5 GNDB
CONVERTER
WS1 A1 C6 OUTA
SPEAKER PROTECTION
I2S ALGORITHM AND CLASS-D
BCK1 B1 INPUT VOLUME CONTOL PWM AUDIO
INTERFACE (CoolFlux DSP)
M AMPLIFIER
(x2)
U A6 OUTB
DATAI2 C1 X
WS2 D1
BCK2 E1
ISEL
I2S current sensing
OUTPUT CURRENT-
INTERFACE SENSING ADC
DATAO A3 M
PROCESSOR
U
X
I2SDOC
TEMP SENSE
RST B4 PLL PROTECTION: B5, B6 GNDP
OTP
OVP
VBAT SENSE UVP A5, B2, C2,
OCP C5, D2, D5,
IDP E2, F4, G4 GNDD
A4 E3 D3 C3 C4 D4 E4
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
7. Pinning information
7.1 Pinning
1 2 3 4 5 6 7 bump A1
index area 1 2 3 4 5 6 7
G
A
F
B
E
C
D
D
C
E
B
F
A
G
bump A1
010aaa782
index area 010aaa783
1 2 3 4 5 6 7
010aaa807
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Table 3. Pinning
Symbol Pin Type Description
WS1 A1 I digital audio word select input 1
DATAI1 A2 I digital audio data input 1
DATAO A3 O digital audio data output
INT A4 O interrupt output
GNDD A5 P digital ground
OUTB A6 O inverting output
VDDP A7 P power supply voltage
BCK1 B1 I digital audio bit clock input 1
GNDD B2 P digital ground
DATAI3 B3 I digital audio data input 3
RST B4 I reset input
GNDP B5 P power ground
GNDP B6 P power ground
VDDP B7 P power supply voltage
DATAI2 C1 I digital audio data input 2
GNDD C2 P digital ground
TEST4 C3 O test signal input 4; for test purposes only, connect to PCB ground
TEST5 C4 O test signal input 5; for test purposes only, connect to PCB ground
GNDD C5 P digital ground
OUTA C6 O non-inverting output
VDDP C7 P power supply voltage
WS2 D1 I digital audio word select input 2
GNDD D2 P digital ground
TEST3 D3 O test signal input 3; for test purposes only, connect to PCB ground
TEST6 D4 O test signal input 6; for test purposes only, connect to PCB ground
GNDD D5 P digital ground
n.c. D6 - not connected[1]
n.c. D7 - not connected[1]
BCK2 E1 I digital audio bit clock input 2
GNDD E2 P digital ground
TEST2 E3 O test signal input 2; for test purposes only, connect to PCB ground
TEST7 E4 O test signal input 7; for test purposes only, connect to PCB ground
GNDB E5 P boosted ground
INB E6 P DC-to-DC boost converter input
BST E7 O boosted supply voltage output
SDA F1 I/O I2C-bus data input/output
ADS1 F2 I address select input 1
ADS2 F3 I address select input 2
GNDD F4 P digital ground
GNDB F5 P boosted ground
INB F6 P DC-to-DC boost converter input
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
8. Functional description
The TFA9890 is a highly efficient mono Bridge Tied Load (BTL) class-D audio amplifier
with a sophisticated SpeakerBoost protection algorithm. Figure 1 is a block diagram of the
TFA9890.
It contains three I2S input interfaces and one I2S output interface. One of I2S inputs
DATAI1 and DATAI2 can be selected as the audio input stream. The third I2S input,
DATAI3, is provided to support stereo applications. A ‘pass-through’ option allows one of
the I2S input interfaces to be connected directly to the I2S output. The pass-through option
is provided to allow an I2S output slave device (e.g. a CODEC), connected in parallel with
the TFA9890, to be routed directly to the audio host via the I2S output.
The I2S output signal on DATAO can be configured to transmit the DSP output signal,
amplifier output current information, DATAI3 Left or Right signal information or amplifier
gain information. The gain information can be used to facilitate communication between
two devices in stereo applications.
Output sound pressure levels are boosted within given mechanical, thermal and quality
limits. An optional Bandwidth extension mode extends the low frequency response up to a
predefined limit before maximizing the output level. This mode is suitable for listening to
high quality music in quiet environments.
The frequency response of the TFA9890 can be modified via ten fully programmable
cascaded second-order biquad filters. The first two biquads are processed with 48-bit
double precision; biquads 3 to 8 are processed with 24-bit single precision.
At low battery voltage levels, the gain is automatically reduced to limit battery current. The
output volume can be controlled by the SpeakerBoost protection algorithm or by the host
application (external). In the latter case, the boost features of the SpeakerBoost protection
algorithm must be disabled to avoid neutralizing external volume control.
The SpeakerBoost protection algorithm output is converted into two pulse width
modulated (PWM) signals which are then injected into the class-D audio amplifier. The
3-level PWM scheme supports filterless speaker drive.
An adaptive DC-to-DC converter boosts the battery supply voltage in line with the output
of the SpeakerBoost protection algorithm. It switches to Follower mode (VBST = VBAT; no
boost) when the audio output voltage is lower than the battery voltage.
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
9. Internal circuitry
Table 4. Internal circuitry
Pin Symbol Equivalent circuit
C1, C4, D1, DATAI2, TEST5, WS2,
D3, E1, F2, TEST3, BCK2, ADS1, C1, C4, D1,
D3, E1, F2,
F3 ADS2 F3
ESD
GNDD (E4)
010aaa788
G1 TEST2, SCL,
ESD
A1, A2, A4,
B1, B3, E3,
G1
ESD ESD
C3 TEST4
VDDD (E3)
ESD
C3
ESD
GNDD (E4)
010aaa790
F1 SDA
F1
ESD
GNDD (E4)
010aaa791
A3 DATAO
VDDD (E3)
A3
ESD
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
A6, C6
GNDP (B7)
010aaa787
E6, F6, G6
GNDB (D7)
010aaa793
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
13. Characteristics
13.1 DC Characteristics
Table 8. DC characteristics
All parameters are guaranteed for VBAT = 3.6 V; VDDD = 1.8 V; VDDP = VBST = 9.5 V, adaptive boost mode; LBST = 1 H[1];
RL = 8 [1]; LL = 40 H[1]; fi = 1 kHz; fs = 48 kHz; Tamb = 25 C; default settings, unless otherwise specified.
Symbol Parameter Conditions Min Typ Max Unit
VBAT battery supply voltage on pin VBAT 3 - 5.5 V
IBAT battery supply current on pin VBAT and in DC-to-DC converter - 4 - mA
coil; Operating modes with load;
DC-to-DC converter in Adaptive Boost
mode (no output signal, VBAT = 3.6 V,
VDDD = 1.8 V)
Power-down mode - 1 5 A
VDDP power supply voltage on pin VDDP 3 - 9.5 V
VDDD digital supply voltage on pin VDDD 1.65 1.8 1.95 V
IDDD digital supply current on pin VDDD; Operating modes; - 20 - mA
SpeakerBoost Protection activated
on pin VDDD; Operating modes; - 6 - mA
CoolFlux DSP bypassed
on pin VDDD; Power-down mode; - 10 - A
BCK1 = WS1 = DATAI1 = BCK2 =
WS2 = DATAI2 = DATAI3 = 0 V
Pins BCK1, WS1, DATA1, BCK2, WS2, DATAI2, DATAI3, ADS1, ADS2, SCL, SDA
VIH HIGH-level input voltage 0.7VDDD - 3.6 V
VIL LOW-level input voltage - - 0.3VDDD V
Cin input capacitance [2] - - 3 pF
ILI input leakage current 1.8 V on input pin - - 0.1 A
Pins DATAO, INT, push-pull output stages
VOH HIGH-level output voltage IOH = 4 mA - - VDDD V
0.4
VOL LOW-level output voltage IOL = 4 mA - - 400 mV
Pins SDA, open drain outputs, external 10 k resistor to VDDD
VOH HIGH-level output voltage IOH = 4 mA - - VDDD V
0.4
VOL LOW-level output voltage IOL = 4 mA - - 400 mV
Pins OUTA, OUTB
RDSon drain-source on-state VDDP = 5.3 V - 200 - m
resistance
Protection
Tact(th_prot) thermal protection activation 130 - 150 C
temperature
Vovp(VBAT) overvoltage protection voltage 5.5 - 6.0 V
on pin VBAT
Vuvp(VBAT) undervoltage protection 2.3 - 2.5 V
voltage on pin VBAT
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
[1] LBST = boost converter inductance; RL = load resistance; LL = load inductance (speaker).
[2] This parameter is not tested during production; the value is guaranteed by design and checked during product validation.
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
13.2 AC characteristics
Table 9. AC characteristics
All parameters are guaranteed for VBAT = 3.6 V; VDDD = 1.8 V; VDDP = VBST = 9.5 V, adaptive boost mode; LBST = 1 H[1];
RL = 8 [1]; LL = 40 H[1]; fi = 1 kHz; fs = 48 kHz; Tamb = 25 C; default settings, unless otherwise specified.
Symbol Parameter Conditions Min Typ Max Unit
Amplifier output power
Po(RMS) RMS output power THD+N = 1 %; CLIP = 0
RL = 8 ; fs = 48 kHz - 3.6 - W
RL = 8 ; fs = 32 kHz - 3.7 - W
THD+N = 10 %; CLIP = 0
RL = 8 ; fs = 48 kHz - 4.5 - W
RL = 8 ; fs = 32 kHz - 4.6 - W
Amplifier output; pins OUTA and OUTB
VO(offset) output offset voltage absolute value - - 3 mV
Amplifier performance
po output power efficiency Po(RMS) = 2.5 W; including DC-to-DC [2] - 72 - %
converter; 100 Hz audio signal
THD+N total harmonic distortion-plus-noise Po(RMS) = 100 mW; RL = 8 ; LL = 44 H [1] - 0.03 0.1 %
Vn(o) output noise voltage A-weighted; DATAI1 = DATAI2 = 0 V
CoolFlux DSP bypassed - 50 - V
CoolFlux DSP enabled [2] - 66 - V
S/N signal-to-noise ratio VO = 4.5 V (peak); A-weighted
CoolFlux DSP bypassed - 100 - dB
CoolFlux DSP enabled [2] - 97 - dB
PSRR power supply rejection ratio Vripple = 200 mV (RMS); fripple = 217 Hz - 75 - dB
fsw switching frequency directly coupled to the I2S input 256 - 384 kHz
frequency
Amplifier power-up, power-down and propagation delays
td(on) turn-on delay time PLL locked on BCK (IPLL = 0)
fs = 8 kHz to 48 kHz - - 2 ms
PLL locked on WS (IPLL = 1)
fs = 8 kHz - - 27 ms
fs = 48 kHz - - 6 ms
td(off) turn-off delay time - - 10 s
td(mute_off) mute off delay time - 1 - ms
td(soft_mute) soft mute delay time - 1 - ms
tPD propagation delay CoolFlux bypassed
fs = 8 kHz - - 3.2 ms
fs = 48 kHz - - 600 s
SpeakerBoost protection mode,
tLookAhead = 2 ms
fs = 8 kHz - - 14 ms
fs = 48 kHz - - 4 ms
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Table 9. AC characteristics
All parameters are guaranteed for VBAT = 3.6 V; VDDD = 1.8 V; VDDP = VBST = 9.5 V, adaptive boost mode; LBST = 1 H[1];
RL = 8 [1]; LL = 40 H[1]; fi = 1 kHz; fs = 48 kHz; Tamb = 25 C; default settings, unless otherwise specified.
Symbol Parameter Conditions Min Typ Max Unit
Current-sensing performance
S/N signal-to-noise ratio IO = 1.2 A (peak); A-weighted - 75 - dB
Isense(acc) sense current accuracy IO = 0.5 A (peak) 3 - +3 %
B bandwidth [2] - 8 - kHz
LL load inductance 20 - - H
[1] LBST = boost converter inductor; RL = load resistance; LL = load inductance (speaker).
[2] This parameter is not tested during production; the value is guaranteed by design and checked during product validation.
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
BCK
th tsu
WS
DATA
010aaa750
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
SDA
tLOW
tBUF tr tf tHD;STA tSP
SCL
tHD;STA tSU;STO
tHD;DAT tHIGH tSU;DAT tSU;STA
P S Sr P
010aaa225
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
battery
LBST 1 μH
1.8 V
CBST
10 μF
CVDDD CVBAT CVDDP
VDDD
VDDP
VBAT
100 nF 100 nF 20 μF
BASEBAND
PROCESSOR G3 G2 A7
SDA BST
F1 B7 E7, F7, G7
C7
SCL
I2C G1 INB
DATAI1 E6, F6, G6
A2
WS1 n.c.
A1 D6
I2S BCK1 n.c.
B1 D7
TFA9890
DATAO OUTA
A3 C6
RST
B4
INT OUTB
A4 A6
speaker
A5
DATAI2
C1 B2
WS2 C2 TEST7
D1 C5 E4
BCK2 D2 TEST6
E1 D5 D4
DATAI3 E5 E2 TEST5
B3 F5 B5 F4 C4
F2 F3 G5 B6 G4 E3 D3 C3
ADS1
ADS2
GNDB
GNDP
GNDD
TEST2
TEST3
TEST4
010aaa817
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
LBST 1 μH
1.8 V battery
CBST
CVDDD CVBAT CVDDP 10 μF
VDDD
VDDP
VBAT
100 nF 100 nF 20 μF
BASEBAND
PROCESSOR G3 G2 A7
SDA BST
F1 B7 E7, F7, G7
I2C C7
SCL
G1 INB
DATAI1 E6, F6, G6
A2
WS1 n.c.
I2S A1 D6
BCK1 n.c.
B1 D7
TFA9890
DATAO OUTA
A3 C6
RST
B4
INT OUTB
A4 A6
speaker
A5
DATAI2
C1 B2
WS2 C2 TEST7
D1 C5 E4
BCK2 D2 TEST6
E1 D5 D4
DATAI3 E5 E2 TEST5
B3 F5 B5 F4 C4
F2 F3 G5 B6 G4 E3 D3 C3
ADS1
ADS2
GNDB
GNDP
GNDD
TEST2
TEST3
TEST4
LBST 1 μH
1.8 V battery
CBST
CVDDD CVBAT CVDDP 10 μF
VDDD
VDDP
VBAT
100 nF 100 nF 20 μF
G3 G2 A7
SDA BST
F1 B7 E7, F7, G7
C7
SCL
G1 INB
DATAI1 E6, F6, G6
A2
WS1 n.c.
A1 D6
BCK1 n.c.
B1 D7
TFA9890
DATAO OUTA
A3 C6
RST
B4
INT OUTB
A4 A6
speaker
A5
DATAI2
C1 B2
WS2 C2 TEST7
D1 C5 E4
BCK2 D2 TEST6
E1 D5 D4
DATAI3 E5 E2 TEST5
B3 F5 B5 F4 C4
F2 F3 G5 B6 G4 E3 D3 C3
ADS2
GNDB
GNDP
GNDD
TEST2
TEST3
TEST4
ADS1
1.8 V
010aaa818
battery
LBST 1 μH
1.8 V
CBST
10 μF
CVDDD CVBAT CVDDP
VDDD
VDDP
VBAT
AUDIO 100 nF 100 nF 20 μF
SOURCE 1
(I2S master) G3 G2 A7
SDA BST
F1 B7 E7, F7, G7
C7
I2C SCL
G1 INB
DATAI1 E6, F6, G6
data o/p A2
WS1 n.c.
word sel. A1 D6
I2S BCK1 n.c.
bit clk. B1 D7
TFA9890
DATAO OUTA
data i/p A3 C6
RST
B4
INT OUTB
A4 A6
speaker
A5
DATAI2
C1 B2
WS2 C2 TEST7
D1 C5 E4
BCK2 D2 TEST6
E1 D5 D4
DATAI3 E5 E2 TEST5
B3 F5 B5 F4 C4
F2 F3 G5 B6 G4 E3 D3 C3
ADS1
ADS2
GNDB
GNDP
GNDD
TEST2
TEST3
TEST4
data output
data input 1
AUDIO
SOURCE 2
2 word select 1
(I S master)
010aaa819
Fig 8. Typical mono application with two audio sources and a second I2S slave device
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
010aaa825 010aaa826
102 1
THD+N THD+N
(%) (%)
10
(1) (1)
(2) (2)
1 (3) 10-1
10-1
10-2 10-2
10-3 10-2 10-1 1 10 10 102 103 104 105
Po (W) fi (Hz)
010aaa831 010aaa830
12 4 12 4
VBST IBAT VBST IBAT
(V) (A) (V) (V)
8 3.16 8 3.1
4 2.32 4 2.2
VBST VBST
IBAT IBAT
0 1.48 0 1.3
-4 0.64 -4 0.4
-8 -0.2 -8 -0.5
-0.01 -0.004 0.002 0.008 0.014 0.02 -0.01 -0.004 0.002 0.008 0.014 0.02
t (s) t (s)
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
010aaa827 010aaa828
1.4 7
G Po
(dB) (W)
5.6
0.7
4.2 (4)
(3)
0 (1)
(2)
2.8
-0.7
1.4
-1.4 0
10 102 103 104 105 2 2.8 3.6 4.4 5.2 6
fi (Hz) VBAT (V)
010aaa832
-10
PSRR
(dB)
-30
-50
-70
-90
-110
10 102 103 104 105
fripple (Hz)
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
:/&63ZDIHUOHYHOFKLSVL]HSDFNDJH
EXPSV[PP 7)$
^
Q$
#
$
]
$
_ ^
Q [
_\
Z#
j
`
#
Z$
$ # * ' = " ; ]
Q$ Z$ Z#
*
!" !## !*& !#& *!' *! !;#= !*= !*= !*#=
!# !*" !#" *!*; #!<; !' #!' #!' !$= !' !# !"<= !#;= !#;= !#<=
!$& !*' !#' *!*' #!<' !""= !#'= !#'= !#"=
ZOFVSBWIDBSR
$*q*q;
`<&<
$*q=q$;
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
• Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
higher minimum peak temperatures (see Figure 16) than a PbSn process, thus
reducing the process window
• Solder paste printing issues, such as smearing, release, and adjusting the process
window for a mix of large and small components on one board
• Reflow temperature profile; this profile includes preheat, reflow (in which the board is
heated to the peak temperature), and cooling down. It is imperative that the peak
temperature is high enough for the solder to make reliable solder joints (a solder paste
characteristic) while being low enough that the packages and/or boards are not
damaged. The peak temperature of the package depends on package thickness and
volume and is classified in accordance with Table 12.
Studies have shown that small packages reach higher temperatures during reflow
soldering, see Figure 16.
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
peak
temperature
time
001aac844
16.3.3 Rework
In general, rework is not recommended. By rework we mean the process of removing the
chip from the substrate and replacing it with a new chip. If a chip is removed from the
substrate, most solder balls of the chip will be damaged. In that case it is recommended
not to re-use the chip again.
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Device removal can be done when the substrate is heated until it is certain that all solder
joints are molten. The chip can then be carefully removed from the substrate without
damaging the tracks and solder lands on the substrate. Removing the device must be
done using plastic tweezers, because metal tweezers can damage the silicon. The
surface of the substrate should be carefully cleaned and all solder and flux residues
and/or underfill removed. When a new chip is placed on the substrate, use the flux
process instead of solder on the solder lands. Apply flux on the bumps at the chip side as
well as on the solder pads on the substrate. Place and align the new chip while viewing
with a microscope. To reflow the solder, use the solder profile shown in application note
AN10365 “Surface mount reflow soldering description”.
16.3.4 Cleaning
Cleaning can be done after reflow soldering.
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term ‘short data sheet’ is explained in section “Definitions”.
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
18.2 Definitions Suitability for use — NXP Semiconductors products are not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
Draft — The document is a draft version only. The content is still under
malfunction of an NXP Semiconductors product can reasonably be expected
internal review and subject to formal approval, which may result in
to result in personal injury, death or severe property or environmental
modifications or additions. NXP Semiconductors does not give any
damage. NXP Semiconductors and its suppliers accept no liability for
representations or warranties as to the accuracy or completeness of
inclusion and/or use of NXP Semiconductors products in such equipment or
information included herein and shall have no liability for the consequences of
applications and therefore such inclusion and/or use is at the customer’s own
use of such information.
risk.
Short data sheet — A short data sheet is an extract from a full data sheet
Applications — Applications that are described herein for any of these
with the same product type number(s) and title. A short data sheet is intended
products are for illustrative purposes only. NXP Semiconductors makes no
for quick reference only and should not be relied upon to contain detailed and
representation or warranty that such applications will be suitable for the
full information. For detailed and full information see the relevant full data
specified use without further testing or modification.
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the Customers are responsible for the design and operation of their applications
full data sheet shall prevail. and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
Product specification — The information and data provided in a Product design. It is customer’s sole responsibility to determine whether the NXP
data sheet shall define the specification of the product as agreed between Semiconductors product is suitable and fit for the customer’s applications and
NXP Semiconductors and its customer, unless NXP Semiconductors and products planned, as well as for the planned application and use of
customer have explicitly agreed otherwise in writing. In no event however, customer’s third party customer(s). Customers should provide appropriate
shall an agreement be valid in which the NXP Semiconductors product is design and operating safeguards to minimize the risks associated with their
deemed to offer functions and qualities beyond those described in the applications and products.
Product data sheet.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
18.3 Disclaimers customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Limited warranty and liability — Information in this document is believed to
Semiconductors products in order to avoid a default of the applications and
be accurate and reliable. However, NXP Semiconductors does not give any
the products or of the application or use by customer’s third party
representations or warranties, expressed or implied, as to the accuracy or
customer(s). NXP does not accept any liability in this respect.
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no Limiting values — Stress above one or more limiting values (as defined in
responsibility for the content in this document if provided by an information the Absolute Maximum Ratings System of IEC 60134) will cause permanent
source outside of NXP Semiconductors. damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
In no event shall NXP Semiconductors be liable for any indirect, incidental,
the Recommended operating conditions section (if present) or the
punitive, special or consequential damages (including - without limitation - lost
Characteristics sections of this document is not warranted. Constant or
profits, lost savings, business interruption, costs related to the removal or
repeated exposure to limiting values will permanently and irreversibly affect
replacement of any products or rework charges) whether or not such
the quality and reliability of the device.
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory. Terms and conditions of commercial sale — NXP Semiconductors
Notwithstanding any damages that customer might incur for any reason products are sold subject to the general terms and conditions of commercial
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards sale, as published at http://www.nxp.com/profile/terms, unless otherwise
customer for the products described herein shall be limited in accordance agreed in a valid written individual agreement. In case an individual
with the Terms and conditions of commercial sale of NXP Semiconductors. agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
Right to make changes — NXP Semiconductors reserves the right to make applying the customer’s general terms and conditions with regard to the
changes to information published in this document, including without purchase of NXP Semiconductors products by customer.
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior No offer to sell or license — Nothing in this document may be interpreted or
to the publication hereof. construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Export control — This document as well as the item(s) described herein In the event that customer uses the product for design-in and use in
may be subject to export control regulations. Export might require a prior automotive applications to automotive specifications and standards, customer
authorization from competent authorities. (a) shall use the product without NXP Semiconductors’ warranty of the
product for such automotive applications, use and specifications, and (b)
Quick reference data — The Quick reference data is an extract of the
whenever customer uses the product for automotive applications beyond
product data given in the Limiting values and Characteristics sections of this
NXP Semiconductors’ specifications such use shall be solely at customer’s
document, and as such is not complete, exhaustive or legally binding.
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
Non-automotive qualified products — Unless this data sheet expressly liability, damages or failed product claims resulting from customer design and
states that this specific NXP Semiconductors product is automotive qualified, use of the product for automotive applications beyond NXP Semiconductors’
the product is not suitable for automotive use. It is neither qualified nor tested standard warranty and NXP Semiconductors’ product specifications.
in accordance with automotive testing or application requirements. NXP
Semiconductors accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications. 18.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
TFA9890_SDS All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
20. Contents
1 General description . . . . . . . . . . . . . . . . . . . . . . 1
2 Features and benefits . . . . . . . . . . . . . . . . . . . . 2
3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
4 Quick reference data . . . . . . . . . . . . . . . . . . . . . 3
5 Ordering information . . . . . . . . . . . . . . . . . . . . . 3
6 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4
7 Pinning information . . . . . . . . . . . . . . . . . . . . . . 5
7.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
8 Functional description . . . . . . . . . . . . . . . . . . . 8
9 Internal circuitry. . . . . . . . . . . . . . . . . . . . . . . . . 9
10 I2C-bus interface and register settings . . . . . 11
10.1 TFA9890 addressing . . . . . . . . . . . . . . . . . . . 11
11 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . 12
12 Thermal characteristics . . . . . . . . . . . . . . . . . 12
13 Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . 13
13.1 DC Characteristics . . . . . . . . . . . . . . . . . . . . . 13
13.2 AC characteristics. . . . . . . . . . . . . . . . . . . . . . 15
13.3 I2S timing characteristics . . . . . . . . . . . . . . . . 17
13.4 I2C timing characteristics . . . . . . . . . . . . . . . . 18
14 Application information. . . . . . . . . . . . . . . . . . 19
14.1 Application diagrams . . . . . . . . . . . . . . . . . . . 19
14.2 Curves measured in reference design
(demonstration board) . . . . . . . . . . . . . . . . . . 22
15 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 24
16 Soldering of WLCSP packages. . . . . . . . . . . . 25
16.1 Introduction to soldering WLCSP packages . . 25
16.2 Board mounting . . . . . . . . . . . . . . . . . . . . . . . 25
16.3 Reflow soldering . . . . . . . . . . . . . . . . . . . . . . . 25
16.3.1 Stand off . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
16.3.2 Quality of solder joint . . . . . . . . . . . . . . . . . . . 26
16.3.3 Rework . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
16.3.4 Cleaning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
17 Revision history . . . . . . . . . . . . . . . . . . . . . . . . 28
18 Legal information. . . . . . . . . . . . . . . . . . . . . . . 29
18.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 29
18.2 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
18.3 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
18.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 30
19 Contact information. . . . . . . . . . . . . . . . . . . . . 30
20 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
www.DatasheetCatalog.com