Mps Confidential: 1.5A, 210Khz Step-Down Converter
Mps Confidential: 1.5A, 210Khz Step-Down Converter
Mps Confidential: 1.5A, 210Khz Step-Down Converter
CM3406
1.5A, 210KHz
Step-Down Converter
TM
The Future of Analog IC Technology
MPS CONFIDENTIAL AND PROPRIETARY INFORMATION - ACCTON INTERNAL USE ONLY
DESCRIPTION FEATURES
The CM3406 is a monolithic step-down switch • 1.5A Continuous Output Current
LY
mode converter with a built-in internal power • 0.2Ω Internal Power MOSFET Switch
L
MOSFET. It achieves 1.5A continuous output • Stable with Low ESR Output Ceramic Capacitors
U SE IA
current over a wide input supply range with • Up to 95% Efficiency
N
excellent load and line regulation. • 20μA Shutdown Mode
IB U NT
•
O
Current mode operation provides fast transient Fixed 210KHz Frequency
response and eases loop stabilization. Fault • Thermal Shutdown
condition protection includes cycle-by-cycle • Cycle-by-Cycle Over Current Protection
current limiting and thermal shutdown. The • Wide 4.75V to 22V Operating Input Range
TR A DE
CM3406 requires a minimum number of readily • Output Adjustable from 1.23V to 18V
available standard external components. • Programmable Under Voltage Lockout
• Available in 8-Pin SO and PDIP Packages
TE
IS N I
EVALUATION BOARD REFERENCE
D R NF
Board Number Dimensions APPLICATIONS
L
EV3406DS-00A 2.3”X x 1.4”Y x 0.5”Z •
•
Distributed Power Systems
Battery Chargers
T E O
TYPICAL APPLICATION
O N P
C4 Efficiency vs
D TO M
ENABLE 8 SW
EN 2.5V/1.5A
SHUTDOWN 80
CM3406 D1 VOUT = 3.3V
75 VOUT = 2.5V
OPEN 1 B230A
NC
6 70
NOT USED FB
65
GND COMP 60
C
5 7 55
C3 50
C
4.7nF
VIN = 12V
C6 45
OPEN 40
A
ORDERING INFORMATION
Part Number* Package Top Marking Temperature
CM3406DP PDIP8
–40°C to +85°C
CM3406DS SOIC8 CM3406DS
* FOR LEAD FREE, ADD SUFFIX –LF (EG. CM3406DP–LF)
LY
** For Tape & Reel, add suffix –Z (eg. CM3406DS–Z)
L
For Lead Free, add suffix –LF (eg. CM3406DS–LF–Z)
U SE IA
N
PACKAGE REFERENCE
IB U NT
O
TR A DE
TOP VIEW TOP VIEW
NC 1 8 EN NC 1 8 EN
BS 2 7 COMP BS 2
TE
7 COMP
IS N I
D R NF
IN 3 6 FB IN 3 6 FB
L SW 4 5 GND SW 4 5 GND
T E O
CM3406_PD01-PDIP8 CM3406_PD02-SOIC8
O T C
N IN S
operating conditions.
(3) 4) Measured on JESD51-7, 4-layer PCB.
Recommended Operating Conditions
A
ELECTRICAL CHARACTERISTICS
VIN = 12V, TA = +25°C, unless otherwise noted.
Parameter Symbol Condition Min Typ Max Units
Feedback Voltage VFB 4.75V ≤ VIN ≤ 22V 1.195 1.230 1.265 V
(5)
Upper Switch On Resistance 0.2 Ω
LY
Lower Switch On Resistance (5) 12 Ω
L
Upper Switch Leakage VEN = 0V, VSW = 0V 10 μA
Current Limit (4)
U SE IA
2.5 A
N
Current Sense Transconductance
GCS 1.85 A/V
Output Current to Comp Pin Voltage
IB U NT
O
Error Amplifier Voltage Gain AVEA 400 V/V
Error Amplifier Transconductance GEA ΔIC = ±10μA 450 700 1000 μA/V
Oscillator Frequency fS 210 KHz
TR A DE
Short Circuit Frequency VFB = 0V 130 KHz
Maximum Duty Cycle VFB = 1.0V 90 %
TE
Minimum Duty Cycle VFB = 1.5V 0 %
IS N I
D R NF
Enable Threshold ICC > 100μA 0.7 1.0 1.3 V
L
Enable Pull Up Current
Under Voltage Lockout Threshold Rising
VEN = 0V 1.0
2.37
1.2
2.50 2.62
μA
V
T E O
Note:
5) Guaranteed by design.
D TO M
C
C
A
PIN FUNCTIONS
Pin # Name Description
1 NC No Connect. Open, not used.
Bootstrap (C5). This capacitor is needed to drive the power switch’s gate above the supply
voltage. It is connected between SW and BS pins to form a floating supply across the power
2 BS
switch driver. The voltage across C5 is about 5V and is supplied by the internal +5V supply when
LY
the SW pin voltage is low.
L
Supply Voltage. The CM3406 operates from a +4.75V unregulated input. C1 is needed to
3 IN
U SE IA
prevent large voltage spikes from appearing at the input.
N
4 SW Switch. This connects the inductor to either IN through M1 or to GND through M2.
Ground. This pin is the voltage reference for the regulated output voltage. For this reason care
IB U NT
O
5 GND must be taken in its layout. This node should be placed outside of the D1 to C1 ground path to
prevent switching current spikes from inducing voltage noise into the part.
Feedback. An external resistor divider from the output to GND, tapped to the FB pin sets the
TR A DE
output voltage. To prevent current limit run away during a short circuit fault condition the
6 FB
frequency foldback comparator lowers the oscillator frequency when the FB voltage is below
700mV.
TE
Compensation. This node is the output of the transconductance error amplifier and the input to
IS N I
D R NF
7 COMP the current comparator. Frequency compensation is done at this node by connecting a series R-
L
C to ground.
Enable/UVLO. There is about 7V internal zener connected between EN and GND as block
diagram shows. The zener has 10mA maximum current rating. A voltage greater than 2.62V
T E O
low current shutdown it’s the EN pin voltage needs to be less than 700mV.
N IN S
O N P
D TO M
C
C
A
LY
COMP --
5V 1 BS
L
130/210KHz
CLK M1
U SE IA
+ + S Q
N
R Q
3 SW
1.0V -- SHUTDOWN -- CURRENT
IB U NT
O
COMPARATOR COMPARATOR
EN 7 M2
LOCKOUT
-- COMPARATOR
7.0V 1.8V
TR A DE
2.30V/
2.50V + + -- 4 GND
TE
IS N I
FREQUENCY -- 0.7V 1.23V + ERROR
D R NF
FOLDBACK AMPLIFIER
COMPARATOR
L 5 FB 6 COMP CM3406_BD01
T E O
APPLICATION INFORMATION
O T C
Setting the Output Voltage lower output ripple voltage. However, the larger
The output voltage is set using a resistive voltage value inductor will have a larger physical size,
O N P
divider from the output voltage to FB pin. The higher series resistance, and/or lower saturation
voltage divider divides the output voltage down to
D TO M
R1 + R2 f S × ΔIL ⎝ VIN ⎠
VOUT = 1.23 ×
R2
C
LY
The output capacitor is required to maintain the
L
Output Rectifier Diode DC output voltage. Ceramic, tantalum, or low
The output rectifier diode supplies the current to ESR electrolytic capacitors are recommended.
U SE IA
N
the inductor when the high-side switch is off. To Low ESR capacitors are preferred to keep the
reduce losses due to the diode forward voltage output voltage ripple low. The output voltage
IB U NT
O
and recovery times, use a Schottky diode. ripple can be estimated by:
Choose a diode whose maximum reverse VOUT ⎛ V ⎞ ⎛ 1 ⎞
ΔVOUT = × ⎜⎜1 − OUT ⎟⎟ × ⎜⎜ RESR + ⎟ Wh
voltage rating is greater than the maximum fS × L ⎝ VIN ⎠ ⎝ 8 × fS × C2 ⎟⎠
TR A DE
input voltage, and whose current rating is
ere RESR is the equivalent series resistance (ESR)
greater than the maximum load current.
value of the output capacitor and C2 is the output
Input Capacitor capacitance value.
TE
IS N I
The input current to the step-down converter is
D R NF
In the case of ceramic capacitors, the output
discontinuous, therefore a capacitor is required
L
to supply the AC current to the step-down
converter while maintaining the DC input
voltage ripple is mainly caused by the
capacitance. For simplification, the output voltage
ripple can be estimated by:
T E O
current rating. The RMS current in the input the ESR dominates the impedance at the
D TO M
capacitor can be estimated by: switching frequency. For simplification, the output
ripple can be approximated to:
VOUT ⎛⎜ VOUT ⎞
I C1 = ILOAD × × 1− ⎟
VIN ⎜⎝ VIN ⎟ VOUT ⎛ V ⎞
⎠ ΔVOUT = × ⎜1 − OUT ⎟⎟ × R ESR
f S × L ⎜⎝ VIN ⎠
The worst-case condition occurs at VIN = 2VOUT,
where: The characteristics of the output capacitor also
affect the stability of the regulation system. The
ILOAD
IC1 = CM3406 can be optimized for a wide range of
2 capacitance and ESR values.
C
whose RMS current rating greater than half of The CM3406 employs current mode control for
the maximum load current. easy compensation and fast transient response.
A
LY
following procedure can be used:
L
The system has two poles of importance. One
is due to the compensation capacitor (C3) and 1. Choose the compensation resistor (R3) to set
U SE IA
the output resistor of error amplifier, and the
N
the desired crossover frequency. Determine the
other is due to the output capacitor and the load R3 value by the following equation:
IB U NT
O
resistor. These poles are located at:
2π × C2 × f C VOUT
GEA R3 = ×
fP1 = G EA × G CS VFB
2π × C3 × A VEA
TR A DE
Where fC is the desired crossover frequency,
1 which is typically less than one tenth of the
fP2 =
2π × C2 × R LOAD switching frequency.
TE
IS N I 2. Choose the compensation capacitor (C3) to
Where GEA is the error amplifier
D R NF
transconductance. achieve the desired phase margin. For
L
The system has one zero of importance, due to
the compensation capacitor (C3) and the
applications with typical inductor values, setting
the compensation zero, fZ1, to below one forth
T E O
2π × C3 × R3 2π × R3 × f C
O N P
The system may have another zero of Where, R3 is the compensation resistor value.
importance, if the output capacitor has a large
D TO M
1
fP 3 = C2 × R ESR
2π × C6 × R3 C6 =
R3
The goal of compensation design is to shape
the converter transfer function to get a desired
loop gain. The system crossover frequency
where the feedback loop has the unity gain is
important.
LY
L
U SE IA
N
IB U NT
O
TR A DE
TE
IS N I
D R NF
L
T E O
SOIC8
O T C
0.150(3.810) 0.0075(0.191)
0.157(4.000) 0.0098(0.249)
O N P
0.011(0.280) x 45o
0.020(0.508)
0.013(0.330)
0.020(0.508)
0.050(1.270)BSC
0.189(4.800)
0.197(5.004) 0o-8o
0.016(0.410)
0.049(1.250) 0.050(1.270)
DETAIL "A"
0.053(1.350)
0.068(1.730) 0.060(1.524)
C
SEATING PLANE
0.001(0.030)
C
0.004(0.101)
A
NOTE:
1) Control dimension is in inches. Dimension in bracket is millimeters.
NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications.
Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS
products into any application. MPS will not assume any legal responsibility for any said applications.