MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

Product Preview MC92501

OC-3/STM-1 ATM Cell Processor (ATMC)
The OC-3/STM-1 ATMC is a highly integrated ATM layer processor that
combines such functions as OAM, policing, address translation, and
statistics gathering. The single-chip device, capable of supporting full-
duplex rates up to 155 Mbps, is composed of an ingress cell processor
and egress cell processor. UTOPIA Level 2, intelligent memory, and
host interfaces ensure easy system integration.

The second ATM cell processor family member adds TM4.0 and UNI4.0
compliance and full I.610 compliance on all 64K connections. For ease
of migrating network management software, the MC92501 enhances the
ATMC programming model while maintaining full compatibility with the
other family members. Key Features:
√ Full-duplex OC-3 (155
The OC-3 ATM cell processor’s rich standards-based feature set supports Mbps) cell processing
such diverse applications as ATM core / edge switches, ATM LAN √ UPC/NPC
switches, digital cross-connects, add/drop muxes, multiservice access √ OAM
platforms, and base station controllers. √ Address translation
√ Statistic gathering
√ Easy upgrade from 92500
UTOPIA √ Glueless interface to
UTOPIA-2 MC63XX and MPC8XX
Interface Ingress Ingress Interface
Ingress PHY I/F
Cell Processor Switch I/F

Internal Scan Microprocessor

I/F
Processor
Ext Mem Interface
Interface FMC Applications:
Ext Mem I/F Generation • ATM Core Switches
• ATM Edge Switches
• ATM Cross-Connects
• Multiservice Platforms
• Access Multiplexers

UTOPIA-2 UTOPIA
Interface Interface
Egress Egress Complementary Products:
Egress PHY I/F
Cell Processor Switch I/F
• CopperGoldTM ADSL
Modem
• MPC8XXSAR
Figure 1: MC92501 (PowerQUICC™)
• CAMs, NetRAMs, ZBTs

9/10/98 Page 1

M
Features: Available Bit Rate (ABR):
• Supports Relative Rate ABR
Overview: • Supports changing RM cells’ priority by
• OC-3 (155 Mbps) line rates (full duplex) marking the ingress switch parameters
• Support for up to 16 PHY UTOPIA Level 2
on the PHY interface Microprocessor Interface:
• Supports 64K VCs • Supports cell insertion / extraction using
• Implements ATM layer functions for direct access registers by the microprocessor
broadband ISDN according to ANSI or by a DMA device
recommendations, ATM Forum • Supports cell copying from the cell streams
specifications, and Bellcore using direct access registers to the
recommendations microprocessor or to a DMA device
• Provides indirect access to external memory
UPC/NPC: • Provides byte-swapping on cell payloads to
• Four bucket per connection GCRA (leaky and from the microprocessor bus to support
bucket algorithm) both big-endian and little-endian buses
• Either ingress or egress UPC/NPC • Glueless connection to the MC68360
• Packet-based policing: partial packet discard (QUICC), MPC860SAR and MPC860
(PPD), early packet discard (EPD)
• Selective discard for CLP = 1 and CLP = Other Features:
0+1 flows • Configurable as a UNI (User-Network
• CLP transparency / significance mode Interface) or NNI (Network-Network
Interface)
Operation, Administration, and Maintenance • Uses external memory (up to 16 MB) to
(OAM): provide context management for all
• Fault Management connections
• Continuity Check and Loopback on • Supports point-to-multipoint operation on
all connections egress cell flow
• Virtual Path (VP) and Virtual • Uses 3.3 V power supply
Channel (VC) Alarm Surveillance • IEEE 1149.1 (JTAG) boundary scan test
(AIS/RDI) on all connections using port
an internal scan process to generate
and insert OAM cells
• Performance Management
• Performance Monitoring on all
connections
• Automatically performs PM block
test once the microprocessor initiates
block test request

9/10/98 Page 2

M
 functions, cell queuing, and a concentration
FUNCTIONAL SYSTEM matrix.
DESCRIPTION
Figure 2 shows the MC92501 in a typical OPERATIONAL OVERVIEW
networking configuration. An ATM network is
primarily composed of switching elements and Figure 1 shows a block diagram of the
access nodes. Within the ATM network core, MC92501. This diagram illustrates the
the switches route multiple links to multiple integration of two independent cell processors,
links. A typical ATM core switch consists of a each capable of processing cells at an
switch matrix and some line cards, one card for OC-3/STM-1 line rate.
each physical link (or group of links). The
switch matrix handles the actual routing of the Ingress Cell Flow
cells. The line cards interface the physical lines In the ingress direction, the MC92501 receives
to the switch matrix and perform ATM layer cells from the FIFO in the PHY. Cell
functions and cell queuing. discrimination is performed and uses pre-defined
header field values to recognize unassigned and
At the edges of the ATM network, access invalid cells. Unassigned and invalid cell slots
multiplexers aggregate multiple subscriber links may be used to insert OAM and messaging cells
to a single uplink. An access multiplexer line into the ingress cell flow. Cell rate decoupling is
card consists of multiple PHYs, ATM layer accomplished by discarding unassigned cells. In
addition, the MC92501 operates at a true

Figure 2: ATM Network Architecture

9/10/98 Page 3

M
155 Mbps so the user is provided approximately EPD. In LEPD mode, the EPD algorithm is
5 Mbps for cell flow insertion. used until a pre-defined leaky bucket limit is
reached; then the cells are discarded.
For VCCs, the 28-bit VPI/VCI address space
(32-bit link/VPI/VCI if multiple physical links The OAM parameters are used to control how
are supported) needs to be compressed into a 16- and when OAM cells are processed and to
bit Ingress Connection Identifier (ICI). The indicate if the current user cell belongs to a
MC92501 provides two methods for performing connection selected for a performance
VPC or VCC address compression to generate monitoring block test. If the ingress cell belongs
the ICI: to such a connection, the OAM table in external
• Table lookup based on reduced addressing memory contains the relevant parameters.
(internal compression)
• External address lookup Subsequent to the context processing, the ingress
cells are transferred to the switch side UTOPIA
The ICI is a pointer used to access the context interface. The associated user-defined switch
parameters for the current ingress cell from the overhead may be added to the cell before the
external context memory. Included in these header, and/or placed in the VPI/VCI fields of
parameters are cell counters, UPC/NPC traffic the header.
descriptors, OAM parameters, and switch
parameters.
Egress Cell Flow
In the egress direction, the MC92501 receives
The UPC/NPC mechanism counts the arriving
cells from the switch, along with any associated
cells and, using a flexible arrangement of traffic
parameters. The Egress Connection Identifier
enforcement algorithms, admits cells that do not
(ECI), which is contained in the cell header or
violate the traffic characteristics established for
extended header, is used for direct lookup into
that connection. Violating cells are tallied and
the context table to obtain the VPI/VCI, cell
may be tagged or discarded (i.e., removed from
counters, and OAM flags.
the cell flow).
If point-to-multipoint translation is enabled, the
The network operator may choose to have CLR
Multicast Identifier (MI) is received from the
(cell loss ratio) objective apply to either CLP=0
switch instead of the ECI, and the ECI is
or CLP=0+1 cells. When CLP-Transparency is
obtained from a lookup in the Multicast
selected, the CLP bit in the cell’s header is
Translation Table. If enabled, the UPC function
moved to the cell’s overhead and the header CLP
is executed. Cells are subject to processing as
bit is set to 0. This process will allow all cells
indicated by the OAM flags. If the egress cell
within the switch fabric to have equal loss
belongs to a connection that has been selected for
priority (i.e., CLP=0). This copy is reversed in
a performance monitoring test, the OAM Table
the egress processing path.
in external memory contains the relevant
parameters.
Frame discard is used during network congestion
to increase the network’s goodput. Three types
The egress cell header is generated by inserting
of frame discard are supported: partial packet
the appropriate VPI/VCI fields obtained from the
discard (PPD), early packet discard (EPD), and
Address Translation Table. The PTI field is also
limited early packet discard (LEPD). The PPD
updated in the case of an OAM cell or if signaled
algorithm discards all successive cells within the
by the switch fabric. The cell is then forwarded
frame, except for the last cell, once the decision
to the appropriate PHY queue. Cell rate
to discard a cell is made. The EPD algorithm
decoupling is performed in the egress direction
discard decision occurs only at the beginning of
(i.e., unassigned cells are optionally generated if
the packet and either discards or passes the whole
no cells are available from the switch).
frame. In the case of big packets, the LEPD
algorithm combines the benefits of PPD and
9/10/98 Page 4

M
The cell’s overhead, in the egress direction, Upgrading from MC92500 or
moves the CLP bit from the extended overhead MC92501
to the CLP field within the header when CLP-
Transparent mode is enabled.
When migrating from one device to another,
modifying the network management software
Other Functions can be a concern. Motorola addressed this issue
A general 32-bit slave system interface is when upgrading the feature set of the MC92500
provided for configuration, control, status to create the MC92501. The two parts are pin
monitoring, and insertion and extraction of cells. and software compatible, which allows
This interface provides for direct register access equipment vendors to enhance the software
to the MC92501. The MC92501 also includes a features as necessary.
standard JTAG Boundary Scan Architecture Test
Access Port (TAP) for testing.
Conclusion
The MC92501 is a full-duplex OC-3 ATM layer
cell processor that includes OAM, UPC, address
translation, and statistic gathering. By
incorporating the ATM layer standard features
within a single chip and providing configuration
and driver software, the design cycle can be
shortened.

Note: For the most current information regarding this device, contact Motorola
on the World Wide Web at http://www.motorola.com/atmc

9/10/98 Page 5

M
 NOTES

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or
guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the
application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or
incidental damages. “Typical” parameters can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals”, must be validated for each customer application by customer’s technical experts. Motorola does
not convey any license under its patent rights nor the rights of others. Moto rola products are not designed, intended, or authorized for use as
components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other
application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer
purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its
officers, employees, subsidiar ies, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable
attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use,
even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola is a registered trademarks
of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

9/10/98 Page 6

M
This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.