Voltage Regulator: LM317, NCV317 - Adjustable Output, Positive
Voltage Regulator: LM317, NCV317 - Adjustable Output, Positive
Voltage Regulator: LM317, NCV317 - Adjustable Output, Positive
Voltage Regulator -
Adjustable Output, Positive
1.5 A
The LM317 is an adjustable 3−terminal positive voltage regulator
capable of supplying in excess of 1.5 A over an output voltage range of
1.2 V to 37 V. This voltage regulator is exceptionally easy to use and www.onsemi.com
requires only two external resistors to set the output voltage. Further, it
employs internal current limiting, thermal shutdown and safe area
compensation, making it essentially blow−out proof.
The LM317 serves a wide variety of applications including local, on
card regulation. This device can also be used to make a programmable D2PAK−3
output regulator, or by connecting a fixed resistor between the D2T SUFFIX
adjustment and output, the LM317 can be used as a precision current 1 2 CASE 936
regulator. 3
• These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS
Compliant
Vin Vout ORDERING INFORMATION
LM317 See detailed ordering and shipping information in the package
dimensions section on page 10 of this data sheet.
R1
240
IAdj Adjust
+ C **
Cin* O DEVICE MARKING INFORMATION
0.1 mF 1.0 mF See general marking information in the device marking
section on page 10 of this data sheet.
R2
**Cin is required if regulator is located an appreciable distance from power supply filter.
**CO is not needed for stability, however, it does improve transient response.
ǒR
Ǔ
V out + 1.25V 1 ) 2 ) I R 2
R1 Adj
Since IAdj is controlled to less than 100 mA, the error associated with this term is
negligible in most applications.
MAXIMUM RATINGS
Rating Symbol Value Unit
Input−Output Voltage Differential VI−VO −0.3 to 40 Vdc
Power Dissipation
Case 221A
TA = +25°C PD Internally Limited W
Thermal Resistance, Junction−to−Ambient qJA 65 °C/W
Thermal Resistance, Junction−to−Case qJC 5.0 °C/W
Case 936 (D2PAK−3)
TA = +25°C PD Internally Limited W
Thermal Resistance, Junction−to−Ambient qJA 70 °C/W
Thermal Resistance, Junction−to−Case qJC 5.0 °C/W
Operating Junction Temperature Range TJ −55 to +150 °C
Storage Temperature Range Tstg −65 to +150 °C
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
ELECTRICAL CHARACTERISTICS
(VI−VO = 5.0 V; IO = 0.5 A for D2T and T packages; TJ = Tlow to Thigh (Note 1); Imax and Pmax (Note 2); unless otherwise noted.)
Characteristics Figure Symbol Min Typ Max Unit
Line Regulation (Note 3), TA = +25°C, 3.0 V ≤ VI−VO ≤ 40 V 1 Regline − 0.01 0.04 %/V
Load Regulation (Note 3), TA = +25°C, 10 mA ≤ IO ≤ Imax 2 Regload
VO ≤ 5.0 V − 5.0 25 mV
VO ≥ 5.0 V − 0.1 0.5 % VO
Thermal Regulation, TA = +25°C (Note 4), 20 ms Pulse − Regtherm − 0.03 0.07 % VO/W
Adjustment Pin Current 3 IAdj − 50 100 mA
Adjustment Pin Current Change, 2.5 V ≤ VI−VO ≤ 40 V, 1, 2 DIAdj − 0.2 5.0 mA
10 mA ≤ IL ≤ Imax, PD ≤ Pmax
Reference Voltage, 3.0 V ≤ VI−VO ≤ 40 V, 10 mA ≤ IO ≤ Imax, PD ≤ Pmax 3 Vref 1.2 1.25 1.3 V
Line Regulation (Note 3), 3.0 V ≤ VI−VO ≤ 40 V 1 Regline − 0.02 0.07 %/V
Load Regulation (Note 3), 10 mA ≤ IO ≤ Imax 2 Regload
VO ≤ 5.0 V − 20 70 mV
VO ≥ 5.0 V − 0.3 1.5 % VO
Temperature Stability (Tlow ≤ TJ ≤ Thigh) 3 TS − 0.7 − % VO
Minimum Load Current to Maintain Regulation (VI−VO = 40 V) 3 ILmin − 3.5 10 mA
Maximum Output Current 3 Imax A
VI−VO ≤ 15 V, PD ≤ Pmax, T Package 1.5 2.2 −
VI−VO = 40 V, PD ≤ Pmax, TA = +25°C, T Package 0.15 0.4 −
RMS Noise, % of VO, TA = +25°C, 10 Hz ≤ f ≤ 10 kHz − N − 0.003 − % VO
Ripple Rejection, VO = 10 V, f = 120 Hz (Note 5) 4 RR dB
Without CAdj − 65 −
CAdj = 10 mF 66 80 −
Thermal Shutdown (Note 6) − − − 180 − °C
Long−Term Stability, TJ = Thigh (Note 7), TA = +25°C for 3 S − 0.3 1.0 %/1.0
Endpoint Measurements kHrs.
Thermal Resistance Junction−to−Case, T Package − RqJC − 5.0 − °C/W
1. Tlow to Thigh = 0° to +125°C, for LM317T, D2T. Tlow to Thigh = − 40° to +125°C, for LM317BT, BD2T, Tlow to Thigh = − 55° to +150°C, for
NCV317BT, BD2T.
2. Imax = 1.5 A, Pmax = 20 W
3. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken into account
separately. Pulse testing with low duty cycle is used.
4. Power dissipation within an IC voltage regulator produces a temperature gradient on the die, affecting individual IC components on the die.
These effects can be minimized by proper integrated circuit design and layout techniques. Thermal Regulation is the effect of these
temperature gradients on the output voltage and is expressed in percentage of output change per watt of power change in a specified time.
5. CAdj, when used, is connected between the adjustment pin and ground.
6. Thermal characteristics are not subject to production test.
7. Since Long−Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average
stability from lot to lot.
www.onsemi.com
2
LM317, NCV317
Vin
310 310 230 120 5.6 k
6.3 V
170
6.7 k 12 k 160
5.0 pF 13 k
125 k 12.4 k 200
135 6.8 k 510
6.3 V
4.0
190 3.6 k 5.8 k 110 5.1 k 12.5 k
0.1
Vout
Adjust
This device contains 29 active transistors.
VCC
|V –V |
VIH OH OL VOH
* LineRegulation(%ńV) + x100
VIL |V | VOL
OL
Vin Vout
LM317
R2
1%
www.onsemi.com
3
LM317, NCV317
VI Vin Vout
LM317 IL
VO (min Load)
RL VO (max Load)
(max Load)
Adjust 240 RL
R1 1% *
(min Load)
+
Cin 0.1 mF IAdj CO 1.0 mF
Vin Vout
LM317 IL
Adjust
240
VI R1 1% Vref RL
IAdj +
Cin 0.1 mF CO 1.0 mF VO
ISET
R2
1%
24 V
Vin Vout
14 V LM317
f = 120 Hz
D1*
Adjust R1 240 RL
1% 1N4002 Vout = 10 V
+
Cin 0.1 mF CO 1.0 mF VO
+
1.65 k CAdj 10 mF
R2 1%
www.onsemi.com
4
LM317, NCV317
4.0
ΔVout, OUTPUT VOLTAGE CHANGE (%)
0.4
0 IL = 0.5 A TJ = 25°C
-0.2 2.0
IL = 1.5 A 150°C
-0.4
Vin = 15 V
-0.6 1.0 -55°C
Vout = 10 V
-0.8
-1.0 0
-50 -25 0 25 50 75 100 125 150 0 10 20 30 40
TJ, JUNCTION TEMPERATURE (°C) Vin-Vout, INPUT-OUTPUT VOLTAGE DIFFERENTIAL (Vdc)
3.0
I Adj, ADJUSTMENT PIN CURRENT ( μA)
5.0
ILmin , MINIMUM OPERATING CURRENT (mA)
1.26
4.5
Vref, REFERENCE VOLTAGE (V)
TJ = -55°C
4.0
1.25 +25°C
3.5
+150°C
3.0
1.24 2.5
2.0
1.5
1.23
1.0
0.5
1.22 0
-50 -25 0 25 50 75 100 125 150 0 10 20 30 40
TJ, JUNCTION TEMPERATURE (°C) Vin-Vout, INPUT-OUTPUT VOLTAGE DIFFERENTIAL (Vdc)
www.onsemi.com
5
LM317, NCV317
100
CAdj = 10 mF
120
RR, RIPPLE REJECTION (dB)
80
Vin - Vout = 5 V 40
IL = 500 mA Vin = 15 V
20 f = 120 Hz Vout = 10 V
20 f = 120 Hz
TJ = 25°C
TJ = 25°C
0 0
0 5.0 10 15 20 25 30 35 0.01 0.1 1.0 10
Vout, OUTPUT VOLTAGE (V) IO, OUTPUT CURRENT (A)
Figure 13. Ripple Rejection versus Output Figure 14. Ripple Rejection versus
Voltage Output Current
100 101
RR, RIPPLE REJECTION (dB)
Figure 15. Ripple Rejection versus Frequency Figure 16. Output Impedance
VOLTAGE DEVIATION (V)
3.0
ΔVout , OUTPUT
1.5 2.0
1.0 1.0 CL = 1.0 mF;
CL = 1.0 mF; CAdj = 10 mF
0.5 CAdj = 10 mF 0
0 -1.0
Vin = 15 V
-0.5 -2.0 Vout = 10 V
Vout = 10 V CL = 0;
-1.0 -3.0 INL = 50 mA
VOTLAGE CHANGE (V)
IL = 50 mA Without CAdj
CL = 0; TJ = 25°C
-1.5 TJ = 25°C
ΔV in , INPUT
1.5
Without CAdj
CURRENT (A)
IL , LOAD
1.0 1.0
Vin IL
0.5 0.5
0 0
0 10 20 30 40 0 10 20 30 40
t, TIME (ms) t, TIME (ms)
Figure 17. Line Transient Response Figure 18. Load Transient Response
www.onsemi.com
6
LM317, NCV317
APPLICATIONS INFORMATION
IAdj D1
R2
Vout
Vref = 1.25 V Typical 1N4002
Vin Vout
Figure 19. Basic Circuit Configuration LM317
+
Cin R1 D2 CO
Load Regulation
Adjust
The LM317 is capable of providing extremely good load 1N4002
regulation, but a few precautions are needed to obtain R2 CAdj
maximum performance. For best performance, the
programming resistor (R1) should be connected as close to
the regulator as possible to minimize line drops which
effectively appear in series with the reference, thereby Figure 20. Voltage Regulator with Protection Diodes
degrading regulation. The ground end of R2 can be returned
near the load ground to provide remote ground sensing and
improve load regulation.
www.onsemi.com
7
LM317, NCV317
80 3.5
JUNCTION‐TO‐AIR (°C/W)
Mounted
ÎÎÎÎ
Vertically 2.0 oz. Copper
60 2.5
ÎÎÎÎ
L
ÎÎÎÎ
50 Minimum 2.0
Size Pad L
40
RqJA
ÎÎÎÎ 1.5
30 1.0
0 5.0 10 15 20 25 30
L, LENGTH OF COPPER (mm)
D6*
1N4002
Vout1 RSC Vin2 Iout
Vout 2
Vin LM317 LM317 Vout
32 V to 40 V Vin1 (1) (2)
+
0.1 mF 240 D5
1.0 mF
D1 IN4001 Tantalum
Adjust 1
1N4001 Adjust 2 +
Current 1.0K D2 5.0 k Voltage 10 mF
Limit 1N4001 Adjust
Adjust 1N4001
Q1
2N3822 D3
* Diodes D1 and D2 and transistor Q2 are added to Output Range:0 ≤ VO ≤ 25 V
* allow adjustment of output voltage to 0 V. D4 Output Range:0 ≤ IO ≤ 1.5 A
-10 V
Figure 22. ‘‘Laboratory’’ Power Supply with Adjustable Current Limit and Output Voltage
www.onsemi.com
8
LM317, NCV317
Figure 23. Adjustable Current Limiter Figure 24. 5.0 V Electronic Shutdown Regulator
Iout
Vin Vout Vin Vout R1
LM317 LM317
240 1N4001
IAdj
Adjust 50 k Adjust
R2 MPS2907 +
10 mF
I out + ǒ Ǔ
R1
V
ref ) I
Adj
1.25V
+
R1
10 mA ≤ Iout ≤ 1.5 A
www.onsemi.com
9
LM317, NCV317
ORDERING INFORMATION
Operating
Device Temperature Range Package Shipping†
LM317BD2TG D2PAK−3
50 Units / Rail
(Pb−Free)
LM317BD2TR4G D2PAK−3
TJ = −40° to +125°C 800 Tape & Reel
(Pb−Free)
LM317BTG TO−220
50 Units / Rail
(Pb−Free)
LM317D2TG D2PAK−3
50 Units / Rail
(Pb−Free)
LM317D2TR4G D2PAK−3
TJ = 0° to +125°C 800 Tape & Reel
(Pb−Free)
LM317TG TO−220
50 Units / Rail
(Pb−Free)
NCV317BD2TG* D2PAK−3
50 Units / Rail
(Pb−Free)
NCV317BD2TR4G* D2PAK−3
TJ = −55° to +150°C 800 Tape & Reel
(Pb−Free)
NCV317BTG* TO−220
50 Units / Rail
(Pb−Free)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP
Capable.
MARKING DIAGRAMS
D2PAK−3 TO−220
D2T SUFFIX T SUFFIX
CASE 936 CASE 221A
LM LM NC
317BD2T 317D2T V317BD2T
AWLYWWG AWLYWWG AWLYWWG LM LM NC
317BT 317T V317BT
AWLYWWG AWLYWWG AWLYWWG
2 2 2
1 3 1 3 1 3
1 2 3 1 2 3 1 2 3
A = Assembly Location
WL = Wafer Lot
Y = Year
WW = Work Week
G = Pb−Free Package
www.onsemi.com
10
MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
SEATING
−T− PLANE
2. CONTROLLING DIMENSION: INCHES.
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND
LEAD IRREGULARITIES ARE ALLOWED.
B F C 4. PRODUCT SHIPPED PRIOR TO 2008 HAD DIMENSIONS
T S S = 0.045 - 0.055 INCHES (1.143 - 1.397 MM)
SCALE 1:1
4 INCHES MILLIMETERS
DIM MIN MAX MIN MAX
A 0.570 0.620 14.48 15.75
Q A B 0.380 0.405 9.66 10.28
C 0.160 0.190 4.07 4.82
1 2 3 U D 0.025 0.035 0.64 0.88
H F 0.142 0.147 3.61 3.73
G 0.095 0.105 2.42 2.66
K H 0.110 0.155 2.80 3.93
Z J 0.018 0.025 0.46 0.64
K 0.500 0.562 12.70 14.27
L 0.045 0.060 1.15 1.52
N 0.190 0.210 4.83 5.33
L R Q 0.100 0.120 2.54 3.04
R 0.080 0.110 2.04 2.79
V J S 0.020 0.024 0.508 0.61
G T 0.235 0.255 5.97 6.47
U 0.000 0.050 0.00 1.27
D V 0.045 --- 1.15 ---
Z --- 0.080 --- 2.04
N
Electronic versions are uncontrolled except when accessed directly from the Document Repository.
DOCUMENT NUMBER: 98AON23085D Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the
rights of others.
D2PAK
CASE 936−03
ISSUE E
DATE 29 SEP 2015
SCALE 1:1
NOTES:
T T 1. DIMENSIONING AND TOLERANCING PER ANSI
TERMINAL 4 Y14.5M, 1982.
C C
K A U
2. CONTROLLING DIMENSION: INCHES.
OPTIONAL ED OPTIONAL ES 3. TAB CONTOUR OPTIONAL WITHIN DIMENSIONS
A AND K.
CHAMFER CHAMFER
4. DIMENSIONS U AND V ESTABLISH A MINIMUM
S MOUNTING SURFACE FOR TERMINAL 4.
V 5. DIMENSIONS A AND B DO NOT INCLUDE MOLD
B FLASH OR GATE PROTRUSIONS. MOLD FLASH
H DETAIL C DETAIL C AND GATE PROTRUSIONS NOT TO EXCEED
1 2 3 0.025 (0.635) MAXIMUM.
6. SINGLE GAUGE DESIGN WILL BE SHIPPED AF
TER FPCN EXPIRATION IN OCTOBER 2011.
J INCHES MILLIMETERS
F SIDE VIEW BOTTOM VIEW SIDE VIEW DIM MIN MAX MIN MAX
DUAL GAUGE SINGLE GAUGE A 0.386 0.403 9.804 10.236
G CONSTRUCTION CONSTRUCTION B 0.356 0.368 9.042 9.347
2X D C 0.170 0.180 4.318 4.572
XXXXXXG
8.380 ALYWW
16.155
Electronic versions are uncontrolled except when accessed directly from the Document Repository.
DOCUMENT NUMBER: 98ASH01005A Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the
rights of others.
◊ www.onsemi.com
1