Micro Atxmega PDF

8/16-bit Atmel XMEGA Microcontroller
ATxmega128A4U / ATxmega64A4U /
ATxmega32A4U / ATxmega16A4U
Features
z High-performance, low-power Atmel® AVR® XMEGA® 8/16-bit Microcontroller

z Nonvolatile program and data memories
z 16K - 128KB of in-system self-programmable flash
z 4K - 8KB boot section
z 1K - 2KB EEPROM
z 2K - 8KB internal SRAM
z Peripheral Features
z Four-channel DMA controller
z Eight-channel event system
z Five 16-bit timer/counters
z Three timer/counters with 4 output compare or input capture channels
z Two timer/counters with 2 output compare or input capture channels
z High-resolution extensions on all timer/counters
z Advanced waveform extension (AWeX) on one timer/counter
z One USB device interface
z USB 2.0 full speed (12Mbps) and low speed (1.5Mbps) device compliant
z 32 Endpoints with full configuration flexibility
z Five USARTs with IrDA support for one USART
z Two Two-wire interfaces with dual address match (I2C and SMBus compatible)
z Two serial peripheral interfaces (SPIs)
z AES and DES crypto engine
z CRC-16 (CRC-CCITT) and CRC-32 (IEEE® 802.3) generator
z 16-bit real time counter (RTC) with separate oscillator
z One twelve-channel, 12-bit, 2msps Analog to Digital Converter
z One two-channel, 12-bit, 1msps Digital to Analog Converter
z Two Analog Comparators with window compare function, and current sources
z External interrupts on all general purpose I/O pins
z Programmable watchdog timer with separate on-chip ultra low power oscillator
z QTouch® library support
z Capacitive touch buttons, sliders and wheels
z Special microcontroller features
z Power-on reset and programmable brown-out detection
z Internal and external clock options with PLL and prescaler
z Programmable multilevel interrupt controller
z Five sleep modes
z Programming and debug interfaces
z PDI (program and debug interface)
z I/O and packages
z 34 Programmable I/O pins
z 44 - lead TQFP
z 44 - pad VQFN/QFN
z 49 - ball VFBGA
z Operating voltage
z 1.6 – 3.6V
z Operating frequency
z 0 – 12MHz from 1.6V
z 0 – 32MHz from 2.7V
Atmel-8387H-AVR-ATxmega16A4U-34A4U-64A4U-128A4U-Datasheet_09/2014
1. Ordering Information
Ordering code Flash (bytes) EEPROM (bytes) SRAM (bytes) Speed (MHz) Power supply Package (1)(2)(3) Temp.
ATxmega128A4U-AU 128K + 8K 2K 8K
(4)
ATxmega128A4U-AUR 128K + 8K 2K 8K
(4)
44A
ATxmega32A4U-AUR(4) 32K + 4K 1K 4K
(4)
ATxmega128A4U-MH 128K + 8K 2K 8K
(4)
ATxmega128A4U-MHR 128K + 8K 2K 8K
PW
ATxmega64A4U-MHR(4) 64K + 4K 2K 4K
32 1.6 - 3.6V -40°C - 85°C
44M1
ATxmega128A4U-CU 128K + 8K 2K 8K
(4)
ATxmega128A4U-CUR 128K + 8K 2K 8K
(4)
49C2
ATxmega32A4U-CUR(4) 32K + 4K 1K 4K
(4)
XMEGA A4U [DATASHEET] 2

Ordering code Flash (bytes) EEPROM (bytes) SRAM (bytes) Speed (MHz) Power supply Package (1)(2)(3) Temp.
ATxmega128A4U-AN 128K + 8K 2K 8K
ATxmega128A4U-ANR(4) 128K + 8K 2K 8K
44A
32 1.6 - 3.6V 0°C - 105°C
ATxmega128A4U-M7 128K + 8K 2K 8K
ATxmega128A4U-M7R(4) 128K + 8K 2K 8K
PW
44M1
Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. For packaging information, see “Instruction Set Summary” on page 63.
4. Tape and Reel
Package Type
44A 44-Lead, 10 x 10mm body size, 1.0mm body thickness, 0.8mm lead pitch, thin profile plastic quad flat package (TQFP)
44M1 44-Pad, 7x7x1mm body, lead pitch 0.50mm, 5.20mm exposed pad, thermally enhanced plastic very thin quad no lead package (VQFN)
PW 44-Pad, 7x7x1mm body, lead pitch 0.50mm, 5.20mm exposed pad, thermally enhanced plastic very thin quad no lead package (VQFN)
49C2 49-Ball (7 x 7 Array), 0.65mm Pitch, 5.0 x 5.0 x 1.0mm, very thin, fine-pitch ball grid array package (VFBGA)
Typical Applications
Industrial control Climate control Low power battery applications
Factory automation RF and ZigBee® Power tools
Building control USB connectivity HVAC
Board control Sensor control Utility metering
White goods Optical Medical applications

2. Pinout/Block Diagram
Figure 2-1. Block Diagram and QFN/TQFP pinout
Power Programming, debug, test

Ground External clock / Crystal pins
RESET/PDI
Digital function General Purpose I /O
Analog function / Oscillators
AVCC
GND
PA4
PA3
PA2
PA1
PA0
PR1
PR0
PDI
44
43
42
41
40
39
38
37
36
35
34
Port R
XOSC TOSC
PA5 1 DATA BUS

33 PE3
PA6 2 OSC/CLK
Control
Internal
oscillators
Watchdog
Power
Supervision
32 PE2
AREF
PA7 3 31 VCC
Port A
Sleep Real Time Watchdog Reset

ADC
Controller Counter Timer Controller
AC0:1
PB0 4 Event System Crypto /
OCD
Prog/Debug 30 GND
Controller CRC Interface
PB1 5 Interrupt BUS 29 PE1

AREF Controller matrix
Port B
PB2 6 Internal DMA

28 PE0
DAC CPU
references Controller
PB3 7 27 PD7
FLASH EEPROM SRAM
GND 8 26 PD6
DATA BUS
VCC 9 25 PD5
EVENT ROUTING NETWORK
PC0 10 24 PD4
USART0:1
USART0:1
USART0
IRCOM
TC0:1
TC0:1
USB
TC0
TWI
TWI
SPI
SPI
PC1 11 23 PD3
Port C Port D Port E
12
13
14
15
16
17
18
19
20
21
22
PC2
PC3
PC4
PC5
PC6
PC7
GND
PD0
PD1
PD2
VCC
Note: 1. For full details on pinout and pin functions refer to “Pinout and Pin Functions” on page 55.

Figure 2-2. BGA pinout
Top view Bottom view
1 2 3 4 5 6 7 7 6 5 4 3 2 1
A A
B B
C C
D D
E E
F F
G G
Table 2-1. BGA pinout
1 2 3 4 5 6 7
A PA3 AVCC GND PR1 PR0 PDI_DATA PE3
RESET/
B PA4 PA1 PA0 GND PE2 VCC
PDI_CLK
C PA5 PA2 PA6 PA7 GND PE1 GND
D PB1 PB2 PB3 PB0 GND PD7 PE0
E GND GND PC3 GND PD4 PD5 PD6
F VCC PC0 PC4 PC6 PD0 PD1 PD3
G PC1 PC2 PC5 PC7 GND VCC PD2

3. Overview
The Atmel AVR XMEGA is a family of low power, high performance, and peripheral rich 8/16-bit microcontrollers
based on the AVR enhanced RISC architecture. By executing instructions in a single clock cycle, the AVR XMEGA
devices achieve CPU throughput approaching one million instructions per second (MIPS) per megahertz, allowing the
system designer to optimize power consumption versus processing speed.
The AVR CPU combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly
connected to the arithmetic logic unit (ALU), allowing two independent registers to be accessed in a single instruction,
executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs many times
faster than conventional single-accumulator or CISC based microcontrollers.
The AVR XMEGA A4U devices provide the following features: in-system programmable flash with read-while-write
capabilities; internal EEPROM and SRAM; four-channel DMA controller, eight-channel event system and
programmable multilevel interrupt controller, 34 general purpose I/O lines, 16-bit real-time counter (RTC); five flexible,
16-bit timer/counters with compare and PWM channels; five USARTs; two two-wire serial interfaces (TWIs); one full
speed USB 2.0 interface; two serial peripheral interfaces (SPIs); AES and DES cryptographic engine; one twelve-
channel, 12-bit ADC with programmable gain; one 2-channel 12-bit DAC; two analog comparators (ACs) with window
mode; programmable watchdog timer with separate internal oscillator; accurate internal oscillators with PLL and
prescaler; and programmable brown-out detection.
The program and debug interface (PDI), a fast, two-pin interface for programming and debugging, is available.
The ATx devices have five software selectable power saving modes. The idle mode stops the CPU while allowing the
SRAM, DMA controller, event system, interrupt controller, and all peripherals to continue functioning. The power-down
mode saves the SRAM and register contents, but stops the oscillators, disabling all other functions until the next TWI,
USB resume, or pin-change interrupt, or reset. In power-save mode, the asynchronous real-time counter continues to
run, allowing the application to maintain a timer base while the rest of the device is sleeping. In standby mode, the
external crystal oscillator keeps running while the rest of the device is sleeping. This allows very fast startup from the
external crystal, combined with low power consumption. In extended standby mode, both the main oscillator and the
asynchronous timer continue to run. To further reduce power consumption, the peripheral clock to each individual
peripheral can optionally be stopped in active mode and idle sleep mode.
Atmel offers a free QTouch library for embedding capacitive touch buttons, sliders and wheels functionality into AVR
microcontrollers.
The devices are manufactured using Atmel high-density, nonvolatile memory technology. The program flash memory
can be reprogrammed in-system through the PDI. A boot loader running in the device can use any interface to
download the application program to the flash memory. The boot loader software in the boot flash section will continue
to run while the application flash section is updated, providing true read-while-write operation. By combining an 8/16-
bit RISC CPU with in-system, self-programmable flash, the AVR XMEGA is a powerful microcontroller family that
provides a highly flexible and cost effective solution for many embedded applications.
All Atmel AVR XMEGA devices are supported with a full suite of program and system development tools, including C
compilers, macro assemblers, program debugger/simulators, programmers, and evaluation kits.

3.1 Block Diagram
Figure 3-1. XMEGA A4U Block Diagram

PR[0..1]
Digital function Programming, debug, test

XTAL1/
Analog function Oscillator/Crystal/Clock TOSC1
General Purpose I/O
XTAL2/
TOSC2
Oscillator
Circuits/
Clock Real Time Watchdog
PORT R (2) Generation Counter Oscillator
DATA BUS Watchdog

Timer
PA[0..7] PORT A (8) Event System Oscillator

Controller Control Power VCC
SRAM Supervision
ACA
POR/BOD &
DMA Sleep RESET GND
Controller Controller
ADCA
RESET/
AREFA Prog/Debug PDI_CLK
BUS Matrix PDI
Controller
PDI_DATA
Int. Refs.
AES
Tempref
OCD
AREFB DES
CPU Interrupt
Controller
PB[0..7] PORT B (8) CRC
DACB NVM Controller
Flash EEPROM
IRCOM
DATA BUS
EVENT ROUTING NETWORK

USARTC0:1
USARTD0:1
USARTE0
TCC0:1
TCD0:1
TWIC
TCE0
TWIE
SPIC
SPID
USB
PORT C (8) PORT D (8) PORT E (4)
TOSC1 (optional)
TOSC2
(optional)
PC[0..7] PD[0..7] PE[0..3]

4. Resources
A comprehensive set of development tools, application notes and datasheets are available for download on
http://www.atmel.com/avr.
4.1 Recommended reading

z Atmel AVR XMEGA AU manual
z XMEGA application notes
This device data sheet only contains part specific information with a short description of each peripheral and module.
The XMEGA AU manual describes the modules and peripherals in depth. The XMEGA application notes contain
example code and show applied use of the modules and peripherals.
All documentation are available from www.atmel.com/avr.
5. Capacitive touch sensing

The Atmel QTouch library provides a simple to use solution to realize touch sensitive interfaces on most Atmel AVR
microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and includes fully debounced
reporting of touch keys and includes Adjacent Key Suppression® (AKS®) technology for unambiguous detection of key
events. The QTouch library includes support for the QTouch and QMatrix acquisition methods.
Touch sensing can be added to any application by linking the appropriate Atmel QTouch library for the AVR
microcontroller. This is done by using a simple set of APIs to define the touch channels and sensors, and then calling
the touch sensing API’s to retrieve the channel information and determine the touch sensor states.
The QTouch library is FREE and downloadable from the Atmel website at the following location:
www.atmel.com/qtouchlibrary. For implementation details and other information, refer to the QTouch library user
guide - also available for download from the Atmel website.

6. AVR CPU
6.1 Features
z 8/16-bit, high-performance Atmel AVR RISC CPU
z 142 instructions
z Hardware multiplier
z 32x8-bit registers directly connected to the ALU
z Stack in RAM
z Stack pointer accessible in I/O memory space
z Direct addressing of up to 16MB of program memory and 16MB of data memory
z True 16/24-bit access to 16/24-bit I/O registers
z Efficient support for 8-, 16-, and 32-bit arithmetic
z Configuration change protection of system-critical features
6.2 Overview
All Atmel AVR XMEGA devices use the 8/16-bit AVR CPU. The main function of the CPU is to execute the code and
perform all calculations. The CPU is able to access memories, perform calculations, control peripherals, and execute
the program in the flash memory. Interrupt handling is described in a separate section, refer to “Interrupts and
Programmable Multilevel Interrupt Controller” on page 29.
6.3 Architectural Overview

In order to maximize performance and parallelism, the AVR CPU uses a Harvard architecture with separate memories
and buses for program and data. Instructions in the program memory are executed with single-level pipelining. While
one instruction is being executed, the next instruction is pre-fetched from the program memory. This enables
instructions to be executed on every clock cycle. For details of all AVR instructions, refer to http://www.atmel.com/avr.

Figure 6-1. Block diagram of the AVR CPU architecture.
The arithmetic logic unit (ALU) supports arithmetic and logic operations between registers or between a constant and
a register. Single-register operations can also be executed in the ALU. After an arithmetic operation, the status
register is updated to reflect information about the result of the operation.
The ALU is directly connected to the fast-access register file. The 32 x 8-bit general purpose working registers all
have single clock cycle access time allowing single-cycle arithmetic logic unit (ALU) operation between registers or
between a register and an immediate. Six of the 32 registers can be used as three 16-bit address pointers for program
and data space addressing, enabling efficient address calculations.
The memory spaces are linear. The data memory space and the program memory space are two different memory
spaces.
The data memory space is divided into I/O registers, SRAM, and external RAM. In addition, the EEPROM can be
memory mapped in the data memory.
All I/O status and control registers reside in the lowest 4KB addresses of the data memory. This is referred to as the
I/O memory space. The lowest 64 addresses can be accessed directly, or as the data space locations from 0x00 to
0x3F. The rest is the extended I/O memory space, ranging from 0x0040 to 0x0FFF. I/O registers here must be
accessed as data space locations using load (LD/LDS/LDD) and store (ST/STS/STD) instructions.
The SRAM holds data. Code execution from SRAM is not supported. It can easily be accessed through the five
different addressing modes supported in the AVR architecture. The first SRAM address is 0x2000.
Data addresses 0x1000 to 0x1FFF are reserved for memory mapping of EEPROM.
The program memory is divided in two sections, the application program section and the boot program section. Both
sections have dedicated lock bits for write and read/write protection. The SPM instruction that is used for self-
programming of the application flash memory must reside in the boot program section. The application section
contains an application table section with separate lock bits for write and read/write protection. The application table
section can be used for safe storing of nonvolatile data in the program memory.
6.4 ALU - Arithmetic Logic Unit

The arithmetic logic unit (ALU) supports arithmetic and logic operations between registers or between a constant and
a register. Single-register operations can also be executed. The ALU operates in direct connection with all 32 general

purpose registers. In a single clock cycle, arithmetic operations between general purpose registers or between a
register and an immediate are executed and the result is stored in the register file. After an arithmetic or logic
operation, the status register is updated to reflect information about the result of the operation.
ALU operations are divided into three main categories – arithmetic, logical, and bit functions. Both 8- and 16-bit
arithmetic is supported, and the instruction set allows for efficient implementation of 32-bit aritmetic. The hardware
multiplier supports signed and unsigned multiplication and fractional format.
6.4.1 Hardware Multiplier

The multiplier is capable of multiplying two 8-bit numbers into a 16-bit result. The hardware multiplier supports
different variations of signed and unsigned integer and fractional numbers:
z Multiplication of unsigned integers
z Multiplication of signed integers
z Multiplication of a signed integer with an unsigned integer
z Multiplication of unsigned fractional numbers
z Multiplication of signed fractional numbers
z Multiplication of a signed fractional number with an unsigned one
A multiplication takes two CPU clock cycles.
6.5 Program Flow

After reset, the CPU starts to execute instructions from the lowest address in the flash programmemory ‘0.’ The
program counter (PC) addresses the next instruction to be fetched.
Program flow is provided by conditional and unconditional jump and call instructions capable of addressing the whole
address space directly. Most AVR instructions use a 16-bit word format, while a limited number use a 32-bit format.
During interrupts and subroutine calls, the return address PC is stored on the stack. The stack is allocated in the
general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the
SRAM. After reset, the stack pointer (SP) points to the highest address in the internal SRAM. The SP is read/write
accessible in the I/O memory space, enabling easy implementation of multiple stacks or stack areas. The data SRAM
can easily be accessed through the five different addressing modes supported in the AVR CPU.
6.6 Status Register

The status register (SREG) contains information about the result of the most recently executed arithmetic or logic
instruction. This information can be used for altering program flow in order to perform conditional operations. Note that
the status register is updated after all ALU operations, as specified in the instruction set reference. This will in many
cases remove the need for using the dedicated compare instructions, resulting in faster and more compact code.
The status register is not automatically stored when entering an interrupt routine nor restored when returning from an
interrupt. This must be handled by software.
The status register is accessible in the I/O memory space.
6.7 Stack and Stack Pointer

The stack is used for storing return addresses after interrupts and subroutine calls. It can also be used for storing
temporary data. The stack pointer (SP) register always points to the top of the stack. It is implemented as two 8-bit
registers that are accessible in the I/O memory space. Data are pushed and popped from the stack using the PUSH
and POP instructions. The stack grows from a higher memory location to a lower memory location. This implies that
pushing data onto the stack decreases the SP, and popping data off the stack increases the SP. The SP is
automatically loaded after reset, and the initial value is the highest address of the internal SRAM. If the SP is changed,
it must be set to point above address 0x2000, and it must be defined before any subroutine calls are executed or
before interrupts are enabled.

During interrupts or subroutine calls, the return address is automatically pushed on the stack. The return address can
be two or three bytes, depending on program memory size of the device. For devices with 128KB or less of program
memory, the return address is two bytes, and hence the stack pointer is decremented/incremented by two. For
devices with more than 128KB of program memory, the return address is three bytes, and hence the SP is
decremented/incremented by three. The return address is popped off the stack when returning from interrupts using
the RETI instruction, and from subroutine calls using the RET instruction.
The SP is decremented by one when data are pushed on the stack with the PUSH instruction, and incremented by
one when data is popped off the stack using the POP instruction.
To prevent corruption when updating the stack pointer from software, a write to SPL will automatically disable
interrupts for up to four instructions or until the next I/O memory write.
After reset the stack pointer is initialized to the highest address of the SRAM. See Figure 7-1 on page 16.
6.8 Register File

The register file consists of 32 x 8-bit general purpose working registers with single clock cycle access time. The
register file supports the following input/output schemes:
z One 8-bit output operand and one 8-bit result input
z Two 8-bit output operands and one 8-bit result input
z Two 8-bit output operands and one 16-bit result input
z One 16-bit output operand and one 16-bit result input
Six of the 32 registers can be used as three 16-bit address register pointers for data space addressing, enabling
efficient address calculations. One of these address pointers can also be used as an address pointer for lookup tables
in flash program memory.

7. Memories
7.1 Features
z Flash program memory
z One linear address space
z In-system programmable
z Self-programming and boot loader support
z Application section for application code
z Application table section for application code or data storage
z Boot section for application code or boot loader code
z Separate read/write protection lock bits for all sections
z Built in fast CRC check of a selectable flash program memory section
z Data memory
z One linear address space
z Single-cycle access from CPU
z SRAM
z EEPROM
z Byte and page accessible
z Optional memory mapping for direct load and store
z I/O memory
z Configuration and status registers for all peripherals and modules
z 16 bit-accessible general purpose registers for global variables or flags
z Bus arbitration
z Deterministic priority handling between CPU, DMA controller, and other bus masters
z Separate buses for SRAM, EEPROM and I/O memory
z Simultaneous bus access for CPU and DMA controller
z Production signature row memory for factory programmed data
z ID for each microcontroller device type
z Serial number for each device
z Calibration bytes for factory calibrated peripherals
z User signature row
z One flash page in size
z Can be read and written from software
z Content is kept after chip erase
7.2 Overview
The Atmel AVR architecture has two main memory spaces, the program memory and the data memory. Executable
code can reside only in the program memory, while data can be stored in the program memory and the data memory.
The data memory includes the internal SRAM, and EEPROM for nonvolatile data storage. All memory spaces are
linear and require no memory bank switching. Nonvolatile memory (NVM) spaces can be locked for further write and
read/write operations. This prevents unrestricted access to the application software.
A separate memory section contains the fuse bytes. These are used for configuring important system functions, and
can only be written by an external programmer.
The available memory size configurations are shown in “Ordering Information” on page 2. In addition, each device has
a Flash memory signature row for calibration data, device identification, serial number etc.

7.3 Flash Program Memory
The Atmel AVR XMEGA devices contain on-chip, in-system reprogrammable flash memory for program storage. The
flash memory can be accessed for read and write from an external programmer through the PDI or from application
software running in the device.
All AVR CPU instructions are 16 or 32 bits wide, and each flash location is 16 bits wide. The flash memory is
organized in two main sections, the application section and the boot loader section. The sizes of the different sections
are fixed, but device-dependent. These two sections have separate lock bits, and can have different levels of
protection. The store program memory (SPM) instruction, which is used to write to the flash from the application
software, will only operate when executed from the boot loader section.
The application section contains an application table section with separate lock settings. This enables safe storage of
nonvolatile data in the program memory.
Table 7-1. Flash Program Memory (Hexadecimal address).
Word Address
ATxmega128A4U ATxmega64A4U ATxmega32A4U ATxmega16A4U
0 0 0 0 Application Section
(128K/64K/32K/16K)
...
EFFF / 77FF / 37FF / 17FF
F000 / 7800 / 3800 / 1800 Application Table Section

FFFF / 7FFF / 3FFF / 1FFF (8K/4K/4K/4K)
10000 / 8000 / 4000 / 2000 Boot Section

10FFF / 87FF / 47FF / 27FF (8K/4K/4K/4K)
7.3.1 Application Section

The Application section is the section of the flash that is used for storing the executable application code. The
protection level for the application section can be selected by the boot lock bits for this section. The application section
can not store any boot loader code since the SPM instruction cannot be executed from the application section.
7.3.2 Application Table Section

The application table section is a part of the application section of the flash memory that can be used for storing data.
The size is identical to the boot loader section. The protection level for the application table section can be selected by
the boot lock bits for this section. The possibilities for different protection levels on the application section and the
application table section enable safe parameter storage in the program memory. If this section is not used for data,
application code can reside here.
7.3.3 Boot Loader Section

While the application section is used for storing the application code, the boot loader software must be located in the
boot loader section because the SPM instruction can only initiate programming when executing from this section. The
SPM instruction can access the entire flash, including the boot loader section itself. The protection level for the boot
loader section can be selected by the boot loader lock bits. If this section is not used for boot loader software,
application code can be stored here.

7.3.4 Production Signature Row
The production signature row is a separate memory section for factory programmed data. It contains calibration data
for functions such as oscillators and analog modules. Some of the calibration values will be automatically loaded to
the corresponding module or peripheral unit during reset. Other values must be loaded from the signature row and
written to the corresponding peripheral registers from software. For details on calibration conditions, refer to “Electrical
Characteristics” on page 72.
The production signature row also contains an ID that identifies each microcontroller device type and a serial number
for each manufactured device. The serial number consists of the production lot number, wafer number, and wafer
coordinates for the device. The device ID for the available devices is shown in Table 7-2.
The production signature row cannot be written or erased, but it can be read from application software and external
programmers.
Table 7-2. Device ID bytes for Atmel AVR XMEGA A4U devices.
Device Device ID bytes
Byte 2 Byte 1 Byte 0
ATxmega16A4U 41 94 1E
7.3.5 User Signature Row

The user signature row is a separate memory section that is fully accessible (read and write) from application software
and external programmers. It is one flash page in size, and is meant for static user parameter storage, such as
calibration data, custom serial number, identification numbers, random number seeds, etc. This section is not erased
by chip erase commands that erase the flash, and requires a dedicated erase command. This ensures parameter
storage during multiple program/erase operations and on-chip debug sessions.
7.4 Fuses and Lock bits

The fuses are used to configure important system functions, and can only be written from an external programmer.
The application software can read the fuses. The fuses are used to configure reset sources such as brownout detector
and watchdog, and startup configuration.
The lock bits are used to set protection levels for the different flash sections (that is, if read and/or write access should
be blocked). Lock bits can be written by external programmers and application software, but only to stricter protection
levels. Chip erase is the only way to erase the lock bits. To ensure that flash contents are protected even during chip
erase, the lock bits are erased after the rest of the flash memory has been erased.
An unprogrammed fuse or lock bit will have the value one, while a programmed fuse or lock bit will have the value
zero.
Both fuses and lock bits are reprogrammable like the flash program memory.
7.5 Data Memory

The data memory contains the I/O memory, internal SRAM, optionally memory mapped EEPROM, and external
memory if available. The data memory is organized as one continuous memory section, see Figure 7-1. To simplify
development, I/O Memory, EEPROM and SRAM will always have the same start addresses for all Atmel AVR
XMEGA devices.

Figure 7-1. Data memory map (Hexadecimal address).
Byte Address ATxmega64A4U Byte Address ATxmega32A4U Byte Address ATxmega16A4U
0 0 0
I/O Registers (4K) I/O Registers (4K) I/O Registers (4K)
FFF FFF FFF
1000 1000 1000

EEPROM (2K) EEPROM (1K) EEPROM (1K)
17FF 13FF 13FF
RESERVED RESERVED RESERVED
2000 2000 2000

Internal SRAM (4K) Internal SRAM (4K) Internal SRAM (2K)
2FFF 2FFF 27FF
Byte Address ATxmega128A4U
0
I/O Registers (4K)
FFF
1000
EEPROM (2K)
17FF
RESERVED
2000
Internal SRAM (8K)
3FFF
7.6 EEPROM
All devices have EEPROM for nonvolatile data storage. It is either addressable in a separate data space (default) or
memory mapped and accessed in normal data space. The EEPROM supports both byte and page access. Memory
mapped EEPROM allows highly efficient EEPROM reading and EEPROM buffer loading. When doing this, EEPROM
is accessible using load and store instructions. Memory mapped EEPROM will always start at hexadecimal address
0x1000.
7.7 I/O Memory

The status and configuration registers for peripherals and modules, including the CPU, are addressable through I/O
memory locations. All I/O locations can be accessed by the load (LD/LDS/LDD) and store (ST/STS/STD) instructions,
which are used to transfer data between the 32 registers in the register file and the I/O memory. The IN and OUT
instructions can address I/O memory locations in the range of 0x00 to 0x3F directly. In the address range 0x00 - 0x1F,
single-cycle instructions for manipulation and checking of individual bits are available.
The I/O memory address for all peripherals and modules in XMEGA A4U is shown in the “Peripheral Module Address
Map” on page 61.
7.7.1 General Purpose I/O Registers

The lowest 16 I/O memory addresses are reserved as general purpose I/O registers. These registers can be used for
storing global variables and flags, as they are directly bit-accessible using the SBI, CBI, SBIS, and SBIC instructions.

7.8 Data Memory and Bus Arbitration
Since the data memory is organized as four separate sets of memories, the different bus masters (CPU, DMA
controller read and DMA controller write, etc.) can access different memory sections at the same time.
7.9 Memory Timing

Read and write access to the I/O memory takes one CPU clock cycle. A write to SRAM takes one cycle, and a read
from SRAM takes two cycles. For burst read (DMA), new data are available every cycle. EEPROM page load (write)
takes one cycle, and three cycles are required for read. For burst read, new data are available every second cycle.
Refer to the instruction summary for more details on instructions and instruction timing.
7.10 Device ID and Revision

Each device has a three-byte device ID. This ID identifies Atmel as the manufacturer of the device and the device
type. A separate register contains the revision number of the device.
7.11 I/O Memory Protection

Some features in the device are regarded as critical for safety in some applications. Due to this, it is possible to lock
the I/O register related to the clock system, the event system, and the advanced waveform extensions. As long as the
lock is enabled, all related I/O registers are locked and they can not be written from the application software. The lock
registers themselves are protected by the configuration change protection mechanism.
7.12 Flash and EEPROM Page Size

The flash program memory and EEPROM data memory are organized in pages. The pages are word accessible for
the flash and byte accessible for the EEPROM.
Table 7-3 on page 17 shows the Flash Program Memory organization and Program Counter (PC) size. Flash write
and erase operations are performed on one page at a time, while reading the Flash is done one byte at a time. For
Flash access the Z-pointer (Z[m:n]) is used for addressing. The most significant bits in the address (FPAGE) give the
page number and the least significant address bits (FWORD) give the word in the page.
Table 7-3. Number of words and pages in the flash.
Devices PC size Flash size Page Size FWORD FPAGE Application Boot
No of No of
bits bytes words Size Size
pages pages
ATxmega16A4U 14 16K + 4K 128 Z[6:0] Z[13:7] 16K 64 4K 16
Table 7-4 shows EEPROM memory organization for the Atmel AVR XMEGA A4U devices. EEEPROM write and
erase operations can be performed one page or one byte at a time, while reading the EEPROM is done one byte at a
time. For EEPROM access the NVM address register (ADDR[m:n]) is used for addressing. The most significant bits in
the address (E2PAGE) give the page number and the least significant address bits (E2BYTE) give the byte in the
page.

Table 7-4. Number of bytes and pages in the EEPROM.
Devices EEPROM Page Size E2BYTE E2PAGE No of Pages
Size bytes
ATxmega16A4U 1K 32 ADDR[4:0] ADDR[10:5] 32

8. DMAC – Direct Memory Access Controller
8.1 Features
z Allows high speed data transfers with minimal CPU intervention
z from data memory to data memory
z from data memory to peripheral
z from peripheral to data memory
z from peripheral to peripheral
z Four DMA channels with separate
z transfer triggers
z interrupt vectors
z addressing modes
z Programmable channel priority
z From 1 byte to 16MB of data in a single transaction
z Up to 64KB block transfers with repeat
z 1, 2, 4, or 8 byte burst transfers
z Multiple addressing modes
z Static
z Incremental
z Decremental
z Optional reload of source and destination addresses at the end of each
z Burst
z Block
z Transaction
z Optional interrupt on end of transaction
z Optional connection to CRC generator for CRC on DMA data
8.2 Overview
The four-channel direct memory access (DMA) controller can transfer data between memories and peripherals, and
thus offload these tasks from the CPU. It enables high data transfer rates with minimum CPU intervention, and frees
up CPU time. The four DMA channels enable up to four independent and parallel transfers.
The DMA controller can move data between SRAM and peripherals, between SRAM locations and directly between
peripheral registers. With access to all peripherals, the DMA controller can handle automatic transfer of data to/from
communication modules. The DMA controller can also read from memory mapped EEPROM.
Data transfers are done in continuous bursts of 1, 2, 4, or 8 bytes. They build block transfers of configurable size from
1 byte to 64KB. A repeat counter can be used to repeat each block transfer for single transactions up to 16MB. Source
and destination addressing can be static, incremental or decremental. Automatic reload of source and/or destination
addresses can be done after each burst or block transfer, or when a transaction is complete. Application software,
peripherals, and events can trigger DMA transfers.
The four DMA channels have individual configuration and control settings. This include source, destination, transfer
triggers, and transaction sizes. They have individual interrupt settings. Interrupt requests can be generated when a
transaction is complete or when the DMA controller detects an error on a DMA channel.
To allow for continuous transfers, two channels can be interlinked so that the second takes over the transfer when the
first is finished, and vice versa.

9. Event System
9.1 Features
z System for direct peripheral-to-peripheral communication and signaling
z Peripherals can directly send, receive, and react to peripheral events
z CPU and DMA controller independent operation
z 100% predictable signal timing
z Short and guaranteed response time
z Eight event channels for up to eight different and parallel signal routing configurations
z Events can be sent and/or used by most peripherals, clock system, and software
z Additional functions include
z Quadrature decoders
z Digital filtering of I/O pin state
z Works in active mode and idle sleep mode
9.2 Overview
The event system enables direct peripheral-to-peripheral communication and signaling. It allows a change in one
peripheral’s state to automatically trigger actions in other peripherals. It is designed to provide a predictable system
for short and predictable response times between peripherals. It allows for autonomous peripheral control and
interaction without the use of interrupts, CPU, or DMA controller resources, and is thus a powerful tool for reducing the
complexity, size and execution time of application code. It also allows for synchronized timing of actions in several
peripheral modules.
A change in a peripheral’s state is referred to as an event, and usually corresponds to the peripheral’s interrupt
conditions. Events can be directly passed to other peripherals using a dedicated routing network called the event
routing network. How events are routed and used by the peripherals is configured in software.
Figure 9-1 on page 20 shows a basic diagram of all connected peripherals. The event system can directly connect
together analog and digital converters, analog comparators, I/O port pins, the real-time counter, timer/counters, IR
communication module (IRCOM), and USB interface. It can also be used to trigger DMA transactions (DMA
controller). Events can also be generated from software and the peripheral clock.
Figure 9-1. Event system overview and connected peripherals.

CPU / DMA
Software Controller
Event Routing Network

clkPER
ADC Prescaler
Real Time
Event Counter
AC System
Controller Timer /
Counters
DAC
USB
Port pins IRCOM
The event routing network consists of eight software-configurable multiplexers that control how events are routed and
used. These are called event channels, and allow for up to eight parallel event routing configurations. The maximum
routing latency is two peripheral clock cycles. The event system works in both active mode and idle sleep mode.

10. System Clock and Clock options
10.1 Features
z Fast start-up time
z Safe run-time clock switching
z Internal oscillators:
z 32MHz run-time calibrated and tuneable oscillator
z 2MHz run-time calibrated oscillator
z 32.768kHz calibrated oscillator
z 32kHz ultra low power (ULP) oscillator with 1kHz output
z External clock options
z 0.4MHz - 16MHz crystal oscillator
z 32.768kHz crystal oscillator
z External clock
z PLL with 20MHz - 128MHz output frequency
z Internal and external clock options and 1x to 31x multiplication
z Lock detector
z Clock prescalers with 1x to 2048x division
z Fast peripheral clocks running at two and four times the CPU clock
z Automatic run-time calibration of internal oscillators
z External oscillator and PLL lock failure detection with optional non-maskable interrupt
10.2 Overview
Atmel AVR XMEGA A4U devices have a flexible clock system supporting a large number of clock sources. It
incorporates both accurate internal oscillators and external crystal oscillator and resonator support. A high-frequency
phase locked loop (PLL) and clock prescalers can be used to generate a wide range of clock frequencies. A
calibration feature (DFLL) is available, and can be used for automatic run-time calibration of the internal oscillators to
remove frequency drift over voltage and temperature. An oscillator failure monitor can be enabled to issue a non-
maskable interrupt and switch to the internal oscillator if the external oscillator or PLL fails.
When a reset occurs, all clock sources except the 32kHz ultra low power oscillator are disabled. After reset, the
device will always start up running from the 2MHz internal oscillator. During normal operation, the system clock
source and prescalers can be changed from software at any time.
Figure 10-1 on page 22 presents the principal clock system in the XMEGA A4U family of devices. Not all of the clocks
need to be active at a given time. The clocks for the CPU and peripherals can be stopped using sleep modes and
power reduction registers, as described in “Power Management and Sleep Modes” on page 24.

Figure 10-1. The clock system, clock sources and clock distribution.
Real Time Non-Volatile
Peripherals RAM AVR CPU
Counter Memory
clkPER
clkPER2 clkCPU
clkPER4
USB
clkUSB
System Clock Prescalers
Brown-out Watchdog
Prescaler
Detector Timer
clkSYS
clkRTC
System Clock Multiplexer
RTCSRC (SCLKSEL) USBSRC
DIV32
DIV32
DIV32
PLL
PLLSRC
DIV4
XOSCSEL
32 kHz 32.768 kHz 32.768 kHz 0.4 – 16 MHz 32 MHz 2 MHz

Int. ULP Int. OSC TOSC XTAL Int. Osc Int. Osc
TOSC1
TOSC2
XTAL1
XTAL2
10.3 Clock Sources

The clock sources are divided in two main groups: internal oscillators and external clock sources. Most of the clock
sources can be directly enabled and disabled from software, while others are automatically enabled or disabled,
depending on peripheral settings. After reset, the device starts up running from the 2MHz internal oscillator. The other
clock sources, DFLLs and PLL, are turned off by default.
The internal oscillators do not require any external components to run. For details on characteristics and accuracy of
the internal oscillators, refer to the device datasheet.
10.3.1 32kHz Ultra Low Power Internal Oscillator

This oscillator provides an approximate 32kHz clock. The 32kHz ultra low power (ULP) internal oscillator is a very low
power clock source, and it is not designed for high accuracy. The oscillator employs a built-in prescaler that provides

a 1kHz output. The oscillator is automatically enabled/disabled when it is used as clock source for any part of the
device. This oscillator can be selected as the clock source for the RTC.
10.3.2 32.768kHz Calibrated Internal Oscillator

This oscillator provides an approximate 32.768kHz clock. It is calibrated during production to provide a default
frequency close to its nominal frequency. The calibration register can also be written from software for run-time
calibration of the oscillator frequency. The oscillator employs a built-in prescaler, which provides both a 32.768kHz
output and a 1.024kHz output.
10.3.3 32.768kHz Crystal Oscillator

A 32.768kHz crystal oscillator can be connected between the TOSC1 and TOSC2 pins and enables a dedicated low
frequency oscillator input circuit. A low power mode with reduced voltage swing on TOSC2 is available. This oscillator
can be used as a clock source for the system clock and RTC, and as the DFLL reference clock.
10.3.4 0.4 - 16MHz Crystal Oscillator

This oscillator can operate in four different modes optimized for different frequency ranges, all within 0.4 - 16MHz.
10.3.5 2MHz Run-time Calibrated Internal Oscillator

The 2MHz run-time calibrated internal oscillator is the default system clock source after reset. It is calibrated during
production to provide a default frequency close to its nominal frequency. A DFLL can be enabled for automatic run-
time calibration of the oscillator to compensate for temperature and voltage drift and optimize the oscillator accuracy.
10.3.6 32MHz Run-time Calibrated Internal Oscillator

The 32MHz run-time calibrated internal oscillator is a high-frequency oscillator. It is calibrated during production to
provide a default frequency close to its nominal frequency. A digital frequency looked loop (DFLL) can be enabled for
automatic run-time calibration of the oscillator to compensate for temperature and voltage drift and optimize the
oscillator accuracy. This oscillator can also be adjusted and calibrated to any frequency between 30MHz and 55MHz.
The production signature row contains 48MHz calibration values intended used when the oscillator is used a full-
speed USB clock source.
10.3.7 External Clock Sources

The XTAL1 and XTAL2 pins can be used to drive an external oscillator, either a quartz crystal or a ceramic resonator.
XTAL1 can be used as input for an external clock signal. The TOSC1 and TOSC2 pins is dedicated to driving a
32.768kHz crystal oscillator.
10.3.8 PLL with 1x-31x Multiplication Factor

The built-in phase locked loop (PLL) can be used to generate a high-frequency system clock. The PLL has a user-
selectable multiplication factor of from 1 to 31. In combination with the prescalers, this gives a wide range of output
frequencies from all clock sources.

11. Power Management and Sleep Modes
11.1 Features
z Power management for adjusting power consumption and functions
z Five sleep modes
z Idle
z Power down
z Power save
z Standby
z Extended standby
z Power reduction register to disable clock and turn off unused peripherals in active and idle modes
11.2 Overview
Various sleep modes and clock gating are provided in order to tailor power consumption to application requirements.
This enables the Atmel AVR XMEGA microcontroller to stop unused modules to save power.
All sleep modes are available and can be entered from active mode. In active mode, the CPU is executing application
code. When the device enters sleep mode, program execution is stopped and interrupts or a reset is used to wake the
device again. The application code decides which sleep mode to enter and when. Interrupts from enabled peripherals
and all enabled reset sources can restore the microcontroller from sleep to active mode.
In addition, power reduction registers provide a method to stop the clock to individual peripherals from software. When
this is done, the current state of the peripheral is frozen, and there is no power consumption from that peripheral. This
reduces the power consumption in active mode and idle sleep modes and enables much more fine-tuned power
management than sleep modes alone.
11.3 Sleep Modes

Sleep modes are used to shut down modules and clock domains in the microcontroller in order to save power.
XMEGA microcontrollers have five different sleep modes tuned to match the typical functional stages during
application execution. A dedicated sleep instruction (SLEEP) is available to enter sleep mode. Interrupts are used to
wake the device from sleep, and the available interrupt wake-up sources are dependent on the configured sleep
mode. When an enabled interrupt occurs, the device will wake up and execute the interrupt service routine before
continuing normal program execution from the first instruction after the SLEEP instruction. If other, higher priority
interrupts are pending when the wake-up occurs, their interrupt service routines will be executed according to their
priority before the interrupt service routine for the wake-up interrupt is executed. After wake-up, the CPU is halted for
four cycles before execution starts.
The content of the register file, SRAM and registers are kept during sleep. If a reset occurs during sleep, the device
will reset, start up, and execute from the reset vector.
11.3.1 Idle Mode

In idle mode the CPU and nonvolatile memory are stopped (note that any ongoing programming will be completed),
but all peripherals, including the interrupt controller, event system and DMA controller are kept running. Any enabled
interrupt will wake the device.
11.3.2 Power-down Mode

In power-down mode, all clocks, including the real-time counter clock source, are stopped. This allows operation only
of asynchronous modules that do not require a running clock. The only interrupts that can wake up the MCU are the
two-wire interface address match interrupt, asynchronous port interrupts, and the USB resume interrupt.

11.3.3 Power-save Mode
Power-save mode is identical to power down, with one exception. If the real-time counter (RTC) is enabled, it will keep
running during sleep, and the device can also wake up from either an RTC overflow or compare match interrupt.
11.3.4 Standby Mode

Standby mode is identical to power down, with the exception that the enabled system clock sources are kept running
while the CPU, peripheral, and RTC clocks are stopped. This reduces the wake-up time.
11.3.5 Extended Standby Mode

Extended standby mode is identical to power-save mode, with the exception that the enabled system clock sources
are kept running while the CPU and peripheral clocks are stopped. This reduces the wake-up time.

12. System Control and Reset
12.1 Features
z Reset the microcontroller and set it to initial state when a reset source goes active
z Multiple reset sources that cover different situations
z Power-on reset
z External reset
z Watchdog reset
z Brownout reset
z PDI reset
z Software reset
z Asynchronous operation
z No running system clock in the device is required for reset
z Reset status register for reading the reset source from the application code
12.2 Overview
The reset system issues a microcontroller reset and sets the device to its initial state. This is for situations where
operation should not start or continue, such as when the microcontroller operates below its power supply rating. If a
reset source goes active, the device enters and is kept in reset until all reset sources have released their reset. The
I/O pins are immediately tri-stated. The program counter is set to the reset vector location, and all I/O registers are set
to their initial values. The SRAM content is kept. However, if the device accesses the SRAM when a reset occurs, the
content of the accessed location can not be guaranteed.
After reset is released from all reset sources, the default oscillator is started and calibrated before the device starts
running from the reset vector address. By default, this is the lowest program memory address, 0, but it is possible to
move the reset vector to the lowest address in the boot section.
The reset functionality is asynchronous, and so no running system clock is required to reset the device. The software
reset feature makes it possible to issue a controlled system reset from the user software.
The reset status register has individual status flags for each reset source. It is cleared at power-on reset, and shows
which sources have issued a reset since the last power-on.
12.3 Reset Sequence

A reset request from any reset source will immediately reset the device and keep it in reset as long as the request is
active. When all reset requests are released, the device will go through three stages before the device starts running
again:
z Reset counter delay
z Oscillator startup
z Oscillator calibration
If another reset requests occurs during this process, the reset sequence will start over again.
12.4 Reset Sources
12.4.1 Power-on Reset

A power-on reset (POR) is generated by an on-chip detection circuit. The POR is activated when the VCC rises and
reaches the POR threshold voltage (VPOT), and this will start the reset sequence.
The POR is also activated to power down the device properly when the VCC falls and drops below the VPOT level.
The VPOT level is higher for falling VCC than for rising VCC. Consult the datasheet for POR characteristics data.

12.4.2 Brownout Detection
The on-chip brownout detection (BOD) circuit monitors the VCC level during operation by comparing it to a fixed,
programmable level that is selected by the BODLEVEL fuses. If disabled, BOD is forced on at the lowest level during
chip erase and when the PDI is enabled.
12.4.3 External Reset

The external reset circuit is connected to the external RESET pin. The external reset will trigger when the RESET pin
is driven below the RESET pin threshold voltage, VRST, for longer than the minimum pulse period, tEXT. The reset will
be held as long as the pin is kept low. The RESET pin includes an internal pull-up resistor.
12.4.4 Watchdog Reset

The watchdog timer (WDT) is a system function for monitoring correct program operation. If the WDT is not reset from
the software within a programmable timeout period, a watchdog reset will be given. The watchdog reset is active for
one to two clock cycles of the 2MHz internal oscillator. For more details see “WDT – Watchdog Timer” on page 28.
12.4.5 Software Reset

The software reset makes it possible to issue a system reset from software by writing to the software reset bit in the
reset control register.The reset will be issued within two CPU clock cycles after writing the bit. It is not possible to
execute any instruction from when a software reset is requested until it is issued.
12.4.6 Program and Debug Interface Reset

The program and debug interface reset contains a separate reset source that is used to reset the device during
external programming and debugging. This reset source is accessible only from external debuggers and
programmers.

13. WDT – Watchdog Timer
13.1 Features
z Issues a device reset if the timer is not reset before its timeout period
z Asynchronous operation from dedicated oscillator
z 1kHz output of the 32kHz ultra low power oscillator
z 11 selectable timeout periods, from 8ms to 8s
z Two operation modes:
z Normal mode
z Window mode
z Configuration lock to prevent unwanted changes
13.2 Overview
The watchdog timer (WDT) is a system function for monitoring correct program operation. It makes it possible to
recover from error situations such as runaway or deadlocked code. The WDT is a timer, configured to a predefined
timeout period, and is constantly running when enabled. If the WDT is not reset within the timeout period, it will issue
a microcontroller reset. The WDT is reset by executing the WDR (watchdog timer reset) instruction from the
application code.
The window mode makes it possible to define a time slot or window inside the total timeout period during which WDT
must be reset. If the WDT is reset outside this window, either too early or too late, a system reset will be issued.
Compared to the normal mode, this can also catch situations where a code error causes constant WDR execution.
The WDT will run in active mode and all sleep modes, if enabled. It is asynchronous, runs from a CPU-independent
clock source, and will continue to operate to issue a system reset even if the main clocks fail.
The configuration change protection mechanism ensures that the WDT settings cannot be changed by accident. For
increased safety, a fuse for locking the WDT settings is also available.

14. Interrupts and Programmable Multilevel Interrupt Controller
14.1 Features
z Short and predictable interrupt response time
z Separate interrupt configuration and vector address for each interrupt
z Programmable multilevel interrupt controller
z Interrupt prioritizing according to level and vector address
z Three selectable interrupt levels for all interrupts: low, medium and high
z Selectable, round-robin priority scheme within low-level interrupts
z Non-maskable interrupts for critical functions
z Interrupt vectors optionally placed in the application section or the boot loader section
14.2 Overview
Interrupts signal a change of state in peripherals, and this can be used to alter program execution. Peripherals can
have one or more interrupts, and all are individually enabled and configured. When an interrupt is enabled and
configured, it will generate an interrupt request when the interrupt condition is present. The programmable multilevel
interrupt controller (PMIC) controls the handling and prioritizing of interrupt requests. When an interrupt request is
acknowledged by the PMIC, the program counter is set to point to the interrupt vector, and the interrupt handler can
be executed.
All peripherals can select between three different priority levels for their interrupts: low, medium, and high. Interrupts
are prioritized according to their level and their interrupt vector address. Medium-level interrupts will interrupt low-level
interrupt handlers. High-level interrupts will interrupt both medium- and low-level interrupt handlers. Within each level,
the interrupt priority is decided from the interrupt vector address, where the lowest interrupt vector address has the
highest interrupt priority. Low-level interrupts have an optional round-robin scheduling scheme to ensure that all
interrupts are serviced within a certain amount of time.
Non-maskable interrupts (NMI) are also supported, and can be used for system critical functions.
14.3 Interrupt vectors

The interrupt vector is the sum of the peripheral’s base interrupt address and the offset address for specific interrupts
in each peripheral. The base addresses for the Atmel AVR XMEGA A4U devices are shown in Table 14-1 on page 30.
Offset addresses for each interrupt available in the peripheral are described for each peripheral in the XMEGA AU
manual. For peripherals or modules that have only one interrupt, the interrupt vector is shown in Table 14-1 on page
30. The program address is the word address.

Table 14-1. Reset and interrupt vectors
Program address
(base address) Source Interrupt description
0x000 RESET
0x002 OSCF_INT_vect Crystal oscillator failure interrupt vector (NMI)
0x004 PORTC_INT_base Port C interrupt base
0x008 PORTR_INT_base Port R interrupt base
0x00C DMA_INT_base DMA controller interrupt base
0x014 RTC_INT_base Real time counter interrupt base
0x018 TWIC_INT_base Two-Wire Interface on Port C interrupt base
0x01C TCC0_INT_base Timer/counter 0 on port C interrupt base
0x028 TCC1_INT_base Timer/counter 1 on port C interrupt base
0x030 SPIC_INT_vect SPI on port C interrupt vector
0x032 USARTC0_INT_base USART 0 on port C interrupt base
0x038 USARTC1_INT_base USART 1 on port C interrupt base
0x03E AES_INT_vect AES interrupt vector
0x040 NVM_INT_base Nonvolatile Memory interrupt base
0x044 PORTB_INT_base Port B interrupt base
0x056 PORTE_INT_base Port E interrupt base
0x05A TWIE_INT_base Two-wire Interface on Port E interrupt base
0x05E TCE0_INT_base Timer/counter 0 on port E interrupt base
0x06A TCE1_INT_base Timer/counter 1 on port E interrupt base
0x074 USARTE0_INT_base USART 0 on port E interrupt base
0x080 PORTD_INT_base Port D interrupt base
0x084 PORTA_INT_base Port A interrupt base
0x088 ACA_INT_base Analog Comparator on Port A interrupt base
0x08E ADCA_INT_base Analog to Digital Converter on Port A interrupt base
0x09A TCD0_INT_base Timer/counter 0 on port D interrupt base
0x0A6 TCD1_INT_base Timer/counter 1 on port D interrupt base
0x0AE SPID_INT_vector SPI on port D interrupt vector
0x0B0 USARTD0_INT_base USART 0 on port D interrupt base
0x0B6 USARTD1_INT_base USART 1 on port D interrupt base
0x0FA USB_INT_base USB on port D interrupt base

15. I/O Ports
15.1 Features
z 34 general purpose input and output pins with individual configuration
z Output driver with configurable driver and pull settings:
z Totem-pole
z Wired-AND
z Wired-OR
z Bus-keeper
z Inverted I/O
z Input with synchronous and/or asynchronous sensing with interrupts and events
z Sense both edges
z Sense rising edges
z Sense falling edges
z Sense low level
z Optional pull-up and pull-down resistor on input and Wired-OR/AND configurations
z Optional slew rate control
z Asynchronous pin change sensing that can wake the device from all sleep modes
z Two port interrupts with pin masking per I/O port
z Efficient and safe access to port pins
z Hardware read-modify-write through dedicated toggle/clear/set registers
z Configuration of multiple pins in a single operation
z Mapping of port registers into bit-accessible I/O memory space
z Peripheral clocks output on port pin
z Real-time counter clock output to port pin
z Event channels can be output on port pin
z Remapping of digital peripheral pin functions
z Selectable USART, SPI, and timer/counter input/output pin locations
15.2 Overview
One port consists of up to eight port pins: pin 0 to 7. Each port pin can be configured as input or output with
configurable driver and pull settings. They also implement synchronous and asynchronous input sensing with
interrupts and events for selectable pin change conditions. Asynchronous pin-change sensing means that a pin
change can wake the device from all sleep modes, included the modes where no clocks are running.
All functions are individual and configurable per pin, but several pins can be configured in a single operation. The pins
have hardware read-modify-write (RMW) functionality for safe and correct change of drive value and/or pull resistor
configuration. The direction of one port pin can be changed without unintentionally changing the direction of any other
pin.
The port pin configuration also controls input and output selection of other device functions. It is possible to have both
the peripheral clock and the real-time clock output to a port pin, and available for external use. The same applies to
events from the event system that can be used to synchronize and control external functions. Other digital
peripherals, such as USART, SPI, and timer/counters, can be remapped to selectable pin locations in order to
optimize pin-out versus application needs.
The notation of the ports are PORTA, PORTB, PORTC, PORTD, PORTE, and PORTR.
15.3 Output Driver

All port pins (Pn) have programmable output configuration. The port pins also have configurable slew rate limitation to
reduce electromagnetic emission.

15.3.1 Push-pull
Figure 15-1. I/O configuration - Totem-pole.
DIRn
OUTn Pn
INn
15.3.2 Pull-down
Figure 15-2. I/O configuration - Totem-pole with pull-down (on input).
DIRn
OUTn Pn
INn
15.3.3 Pull-up
Figure 15-3. I/O configuration - Totem-pole with pull-up (on input).
DIRn
OUTn Pn
INn
15.3.4 Bus-keeper
The bus-keeper’s weak output produces the same logical level as the last output level. It acts as a pull-up if the last
level was ‘1’, and pull-down if the last level was ‘0’.

Figure 15-4. I/O configuration - Totem-pole with bus-keeper.
DIRn
OUTn Pn
INn
15.3.5 Others
Figure 15-5. Output configuration - Wired-OR with optional pull-down.
OUTn
Pn
INn
Figure 15-6. I/O configuration - Wired-AND with optional pull-up.
INn
Pn
OUTn

15.4 Input sensing
Input sensing is synchronous or asynchronous depending on the enabled clock for the ports, and the configuration is
shown in Figure 15-7.
Figure 15-7. Input sensing system overview.

Asynchronous sensing
EDGE
Interrupt
DETECT IREQ
Control
Synchronous sensing
Pn Synchronizer
INn
EDGE
D Q D Q
DETECT Event
INVERTED I/O R R
When a pin is configured with inverted I/O, the pin value is inverted before the input sensing.
15.5 Alternate Port Functions

Most port pins have alternate pin functions in addition to being a general purpose I/O pin. When an alternate function
is enabled, it might override the normal port pin function or pin value. This happens when other peripherals that
require pins are enabled or configured to use pins. If and how a peripheral will override and use pins is described in
the section for that peripheral. “Pinout and Pin Functions” on page 55 shows which modules on peripherals that
enable alternate functions on a pin, and which alternate functions that are available on a pin.

16. TC0/1 – 16-bit Timer/Counter Type 0 and 1
16.1 Features
z Five 16-bit timer/counters
z Three timer/counters of type 0
z Two timer/counters of type 1
z Split-mode enabling two 8-bit timer/counter from each timer/counter type 0
z 32-bit timer/counter support by cascading two timer/counters
z Up to four compare or capture (CC) channels
z Four CC channels for timer/counters of type 0
z Two CC channels for timer/counters of type 1
z Double buffered timer period setting
z Double buffered capture or compare channels
z Waveform generation:
z Frequency generation
z Single-slope pulse width modulation
z Dual-slope pulse width modulation
z Input capture:
z Input capture with noise cancelling
z Frequency capture
z Pulse width capture
z 32-bit input capture
z Timer overflow and error interrupts/events
z One compare match or input capture interrupt/event per CC channel
z Can be used with event system for:
z Quadrature decoding
z Count and direction control
z Capture
z Can be used with DMA and to trigger DMA transactions
z High-resolution extension
z Increases frequency and waveform resolution by 4x (2-bit) or 8x (3-bit)
z Advanced waveform extension:
z Low- and high-side output with programmable dead-time insertion (DTI)
z Event controlled fault protection for safe disabling of drivers
16.2 Overview
Atmel AVR XMEGA devices have a set of five flexible 16-bit Timer/Counters (TC). Their capabilities include accurate
program execution timing, frequency and waveform generation, and input capture with time and frequency
measurement of digital signals. Two timer/counters can be cascaded to create a 32-bit timer/counter with optional 32-
bit capture.
A timer/counter consists of a base counter and a set of compare or capture (CC) channels. The base counter can be
used to count clock cycles or events. It has direction control and period setting that can be used for timing. The CC
channels can be used together with the base counter to do compare match control, frequency generation, and pulse
width waveform modulation, as well as various input capture operations. A timer/counter can be configured for either
capture or compare functions, but cannot perform both at the same time.
A timer/counter can be clocked and timed from the peripheral clock with optional prescaling or from the event system.
The event system can also be used for direction control and capture trigger or to synchronize operations.

There are two differences between timer/counter type 0 and type 1. Timer/counter 0 has four CC channels, and
timer/counter 1 has two CC channels. All information related to CC channels 3 and 4 is valid only for timer/counter 0.
Only Timer/Counter 0 has the split mode feature that split it into two 8-bit Timer/Counters with four compare channels
each.
Some timer/counters have extensions to enable more specialized waveform and frequency generation. The advanced
waveform extension (AWeX) is intended for motor control and other power control applications. It enables low- and
high-side output with dead-time insertion, as well as fault protection for disabling and shutting down external drivers. It
can also generate a synchronized bit pattern across the port pins.
The advanced waveform extension can be enabled to provide extra and more advanced features for the
Timer/Counter. This are only available for Timer/Counter 0. See “AWeX – Advanced Waveform Extension” on page
38 for more details.
The high-resolution (hi-res) extension can be used to increase the waveform output resolution by four or eight times
by using an internal clock source running up to four times faster than the peripheral clock. See “Hi-Res – High
Resolution Extension” on page 39 for more details.
Figure 16-1. Overview of a Timer/Counter and closely related peripherals.
Timer/Counter
Base Counter Prescaler clkPER
Timer Period
Control Logic
Counter Event
System
clkPER4
Compare/Capture Channel D
Compare/Capture Channel C
AWeX
Compare/Capture Channel B
Hi-Res
PORT
Pattern
Compare/Capture Channel A Dead-Time Generation
Capture Insertion Fault
Comparator
Control Protection
Waveform
Buffer
Generation
PORTC and PORTD each has one Timer/Counter 0 and one Timer/Counter1. PORTE has one Timer/Conter0.
Notation of these are TCC0 (Time/Counter C0), TCC1, TCD0, TCD1 and TCE0, respectively.

17. TC2 - Timer/Counter Type 2
17.1 Features
z Six eight-bit timer/counters
z Three Low-byte timer/counter
z Three High-byte timer/counter
z Up to eight compare channels in each Timer/Counter 2
z Four compare channels for the low-byte timer/counter
z Four compare channels for the high-byte timer/counter
z Waveform generation
z Single slope pulse width modulation
z Timer underflow interrupts/events
z One compare match interrupt/event per compare channel for the low-byte timer/counter
z Can be used with the event system for count control
z Can be used to trigger DMA transactions
17.2 Overview
There are four Timer/Counter 2. These are realized when a Timer/Counter 0 is set in split mode. It is then a system of
two eight-bit timer/counters, each with four compare channels. This results in eight configurable pulse width
modulation (PWM) channels with individually controlled duty cycles, and is intended for applications that require a
high number of PWM channels.
The two eight-bit timer/counters in this system are referred to as the low-byte timer/counter and high-byte
timer/counter, respectively. The difference between them is that only the low-byte timer/counter can be used to
generate compare match interrupts, events and DMA triggers. The two eight-bit timer/counters have a shared clock
source and separate period and compare settings. They can be clocked and timed from the peripheral clock, with
optional prescaling, or from the event system. The counters are always counting down.
PORTC, and PORTD each has one Timer/Counter 2.
Notation of these are TCC2 (Time/Counter C2) and TCD2, respectively.

18. AWeX – Advanced Waveform Extension
18.1 Features
z Waveform output with complementary output from each compare channel
z Four dead-time insertion (DTI) units
z 8-bit resolution
z Separate high and low side dead-time setting
z Double buffered dead time
z Optionally halts timer during dead-time insertion
z Pattern generation unit creating synchronised bit pattern across the port pins
z Double buffered pattern generation
z Optional distribution of one compare channel output across the port pins
z Event controlled fault protection for instant and predictable fault triggering
18.2 Overview
The advanced waveform extension (AWeX) provides extra functions to the timer/counter in waveform generation
(WG) modes. It is primarily intended for use with different types of motor control and other power control applications.
It enables low- and high side output with dead-time insertion and fault protection for disabling and shutting down
external drivers. It can also generate a synchronized bit pattern across the port pins.
Each of the waveform generator outputs from the timer/counter 0 are split into a complimentary pair of outputs when
any AWeX features are enabled. These output pairs go through a dead-time insertion (DTI) unit that generates the
non-inverted low side (LS) and inverted high side (HS) of the WG output with dead-time insertion between LS and HS
switching. The DTI output will override the normal port value according to the port override setting.
The pattern generation unit can be used to generate a synchronized bit pattern on the port it is connected to. In
addition, the WG output from compare channel A can be distributed to and override all the port pins. When the pattern
generator unit is enabled, the DTI unit is bypassed.
The fault protection unit is connected to the event system, enabling any event to trigger a fault condition that will
disable the AWeX output. The event system ensures predictable and instant fault reaction, and gives flexibility in the
selection of fault triggers.
The AWeX is available for TCC0. The notation of this is AWEXC.

19. Hi-Res – High Resolution Extension
19.1 Features
z Increases waveform generator resolution up to 8x (three bits)
z Supports frequency, single-slope PWM, and dual-slope PWM generation
z Supports the AWeX when this is used for the same timer/counter
19.2 Overview
The high-resolution (hi-res) extension can be used to increase the resolution of the waveform generation output from
a timer/counter by four or eight. It can be used for a timer/counter doing frequency, single-slope PWM, or dual-slope
PWM generation. It can also be used with the AWeX if this is used for the same timer/counter.
The hi-res extension uses the peripheral 4x clock (ClkPER4). The system clock prescalers must be configured so the
peripheral 4x clock frequency is four times higher than the peripheral and CPU clock frequency when the hi-res
extension is enabled.
There are three hi-res extensions that each can be enabled for each timer/counters pair on PORTC, PORTD and
PORTE. The notation of these are HIRESC, HIRESD and HIRESE, respectively.

20. RTC – 16-bit Real-Time Counter
20.1 Features
z 16-bit resolution
z Selectable clock source
z 32.768kHz external crystal
z External clock
z 32.768kHz internal oscillator
z 32kHz internal ULP oscillator
z Programmable 10-bit clock prescaling
z One compare register
z One period register
z Clear counter on period overflow
z Optional interrupt/event on overflow and compare match
20.2 Overview
The 16-bit real-time counter (RTC) is a counter that typically runs continuously, including in low-power sleep modes,
to keep track of time. It can wake up the device from sleep modes and/or interrupt the device at regular intervals.
The reference clock is typically the 1.024kHz output from a high-accuracy crystal of 32.768kHz, and this is the
configuration most optimized for low power consumption. The faster 32.768kHz output can be selected if the RTC
needs a resolution higher than 1ms. The RTC can also be clocked from an external clock signal, the 32.768kHz
internal oscillator or the 32kHz internal ULP oscillator.
The RTC includes a 10-bit programmable prescaler that can scale down the reference clock before it reaches the
counter. A wide range of resolutions and time-out periods can be configured. With a 32.768kHz clock source, the
maximum resolution is 30.5µs, and time-out periods can range up to 2000 seconds. With a resolution of 1s, the
maximum timeout period is more than18 hours (65536 seconds). The RTC can give a compare interrupt and/or event
when the counter equals the compare register value, and an overflow interrupt and/or event when it equals the period
register value.
Figure 20-1. Real-time counter overview.
External Clock
TOSC1
32.768kHz Crystal Osc
TOSC2
32.768kHz Int. Osc

DIV32
DIV32
32kHz int ULP (DIV32)
RTCSRC PER
TOP/
clkRTC =
Overflow
10-bit
CNT
prescaler
”match”/
=
Compare
COMP

21. USB – Universal Serial Bus Interface
21.1 Features
z One USB 2.0 full speed (12Mbps) and low speed (1.5Mbps) device compliant interface
z Integrated on-chip USB transceiver, no external components needed
z 16 endpoint addresses with full endpoint flexibility for up to 31 endpoints
z One input endpoint per endpoint address
z One output endpoint per endpoint address
z Endpoint address transfer type selectable to
z Control transfers
z Interrupt transfers
z Bulk transfers
z Isochronous transfers
z Configurable data payload size per endpoint, up to 1023 bytes
z Endpoint configuration and data buffers located in internal SRAM
z Configurable location for endpoint configuration data
z Configurable location for each endpoint's data buffer
z Built-in direct memory access (DMA) to internal SRAM for:
z Endpoint configurations
z Reading and writing endpoint data
z Ping-pong operation for higher throughput and double buffered operation
z Input and output endpoint data buffers used in a single direction
z CPU/DMA controller can update data buffer during transfer
z Multipacket transfer for reduced interrupt load and software intervention
z Data payload exceeding maximum packet size is transferred in one continuous transfer
z No interrupts or software interaction on packet transaction level
z Transaction complete FIFO for workflow management when using multiple endpoints
z Tracks all completed transactions in a first-come, first-served work queue
z Clock selection independent of system clock source and selection
z Minimum 1.5MHz CPU clock required for low speed USB operation
z Minimum 12MHz CPU clock required for full speed operation
z Connection to event system
z On chip debug possibilities during USB transactions
21.2 Overview
The USB module is a USB 2.0 full speed (12Mbps) and low speed (1.5Mbps) device compliant interface.
The USB supports 16 endpoint addresses. All endpoint addresses have one input and one output endpoint, for a total
of 31 configurable endpoints and one control endpoint. Each endpoint address is fully configurable and can be
configured for any of the four transfer types; control, interrupt, bulk, or isochronous. The data payload size is also
selectable, and it supports data payloads up to 1023 bytes.
No dedicated memory is allocated for or included in the USB module. Internal SRAM is used to keep the configuration
for each endpoint address and the data buffer for each endpoint. The memory locations used for endpoint
configurations and data buffers are fully configurable. The amount of memory allocated is fully dynamic, according to
the number of endpoints in use and the configuration of these. The USB module has built-in direct memory access
(DMA), and will read/write data from/to the SRAM when a USB transaction takes place.
To maximize throughput, an endpoint address can be configured for ping-pong operation. When done, the input and
output endpoints are both used in the same direction. The CPU or DMA controller can then read/write one data buffer
while the USB module writes/reads the others, and vice versa. This gives double buffered communication.

Multipacket transfer enables a data payload exceeding the maximum packet size of an endpoint to be transferred as
multiple packets without software intervention. This reduces the CPU intervention and the interrupts needed for USB
transfers.
For low-power operation, the USB module can put the microcontroller into any sleep mode when the USB bus is idle
and a suspend condition is given. Upon bus resumes, the USB module can wake up the microcontroller from any
sleep mode.
PORTD has one USB. Notation of this is USB.

22. TWI – Two-Wire Interface
22.1 Features
z Two Identical two-wire interface peripherals
z Bidirectional, two-wire communication interface
z Phillips I2C compatible
z System Management Bus (SMBus) compatible
z Bus master and slave operation supported
z Slave operation
z Single bus master operation
z Bus master in multi-master bus environment
z Multi-master arbitration
z Flexible slave address match functions
z 7-bit and general call address recognition in hardware
z 10-bit addressing supported
z Address mask register for dual address match or address range masking
z Optional software address recognition for unlimited number of addresses
z Slave can operate in all sleep modes, including power-down
z Slave address match can wake device from all sleep modes
z 100kHz and 400kHz bus frequency support
z Slew-rate limited output drivers
z Input filter for bus noise and spike suppression
z Support arbitration between start/repeated start and data bit (SMBus)
z Slave arbitration allows support for address resolve protocol (ARP) (SMBus)
22.2 Overview
The two-wire interface (TWI) is a bidirectional, two-wire communication interface. It is I2C and System Management
Bus (SMBus) compatible. The only external hardware needed to implement the bus is one pull-up resistor on each
bus line.
A device connected to the bus must act as a master or a slave. The master initiates a data transaction by addressing
a slave on the bus and telling whether it wants to transmit or receive data. One bus can have many slaves and one or
several masters that can take control of the bus. An arbitration process handles priority if more than one master tries
to transmit data at the same time. Mechanisms for resolving bus contention are inherent in the protocol.
The TWI module supports master and slave functionality. The master and slave functionality are separated from each
other, and can be enabled and configured separately. The master module supports multi-master bus operation and
arbitration. It contains the baud rate generator. Both 100kHz and 400kHz bus frequency is supported. Quick
command and smart mode can be enabled to auto-trigger operations and reduce software complexity.
The slave module implements 7-bit address match and general address call recognition in hardware. 10-bit
addressing is also supported. A dedicated address mask register can act as a second address match register or as a
register for address range masking. The slave continues to operate in all sleep modes, including power-down mode.
This enables the slave to wake up the device from all sleep modes on TWI address match. It is possible to disable the
address matching to let this be handled in software instead.
The TWI module will detect START and STOP conditions, bus collisions, and bus errors. Arbitration lost, errors,
collision, and clock hold on the bus are also detected and indicated in separate status flags available in both master
and slave modes.
It is possible to disable the TWI drivers in the device, and enable a four-wire digital interface for connecting to an
external TWI bus driver. This can be used for applications where the device operates from a different VCC voltage than
used by the TWI bus.

PORTC and PORTE each has one TWI. Notation of these peripherals are TWIC and TWIE.
23. SPI – Serial Peripheral Interface
23.1 Features
z Two Identical SPI peripherals
z Full-duplex, three-wire synchronous data transfer
z Master or slave operation
z Lsb first or msb first data transfer
z Eight programmable bit rates
z Interrupt flag at the end of transmission
z Write collision flag to indicate data collision
z Wake up from idle sleep mode
z Double speed master mode
23.2 Overview
The Serial Peripheral Interface (SPI) is a high-speed synchronous data transfer interface using three or four pins. It
allows fast communication between an Atmel AVR XMEGA device and peripheral devices or between several
microcontrollers. The SPI supports full-duplex communication.
A device connected to the bus must act as a master or slave. The master initiates and controls all data transactions.
PORTC and PORTD each has one SPI. Notation of these peripherals are SPIC and SPID.

24. USART
24.1 Features
z Five identical USART peripherals
z Full-duplex operation
z Asynchronous or synchronous operation
z Synchronous clock rates up to 1/2 of the device clock frequency
z Asynchronous clock rates up to 1/8 of the device clock frequency
z Supports serial frames with 5, 6, 7, 8, or 9 data bits and 1 or 2 stop bits
z Fractional baud rate generator
z Can generate desired baud rate from any system clock frequency
z No need for external oscillator with certain frequencies
z Built-in error detection and correction schemes
z Odd or even parity generation and parity check
z Data overrun and framing error detection
z Noise filtering includes false start bit detection and digital low-pass filter
z Separate interrupts for
z Transmit complete
z Transmit data register empty
z Receive complete
z Multiprocessor communication mode
z Addressing scheme to address a specific devices on a multidevice bus
z Enable unaddressed devices to automatically ignore all frames
z Master SPI mode
z Double buffered operation
z Operation up to 1/2 of the peripheral clock frequency
z IRCOM module for IrDA compliant pulse modulation/demodulation
24.2 Overview
The universal synchronous and asynchronous serial receiver and transmitter (USART) is a fast and flexible serial
communication module. The USART supports full-duplex communication and asynchronous and synchronous
operation. The USART can be configured to operate in SPI master mode and used for SPI communication.
Communication is frame based, and the frame format can be customized to support a wide range of standards. The
USART is buffered in both directions, enabling continued data transmission without any delay between frames.
Separate interrupts for receive and transmit complete enable fully interrupt driven communication. Frame error and
buffer overflow are detected in hardware and indicated with separate status flags. Even or odd parity generation and
parity check can also be enabled.
The clock generator includes a fractional baud rate generator that is able to generate a wide range of USART baud
rates from any system clock frequencies. This removes the need to use an external crystal oscillator with a specific
frequency to achieve a required baud rate. It also supports external clock input in synchronous slave operation.
When the USART is set in master SPI mode, all USART-specific logic is disabled, leaving the transmit and receive
buffers, shift registers, and baud rate generator enabled. Pin control and interrupt generation are identical in both
modes. The registers are used in both modes, but their functionality differs for some control settings.
An IRCOM module can be enabled for one USART to support IrDA 1.4 physical compliant pulse modulation and
demodulation for baud rates up to 115.2Kbps.
PORTC and PORTD each has two USARTs. PORTE has one USART. Notation of these peripherals are USARTC0,
USARTC1, USARTD0, USARTD1 and USARTE0, respectively.

25. IRCOM – IR Communication Module
25.1 Features
z Pulse modulation/demodulation for infrared communication
z IrDA compatible for baud rates up to 115.2Kbps
z Selectable pulse modulation scheme
z 3/16 of the baud rate period
z Fixed pulse period, 8-bit programmable
z Pulse modulation disabled
z Built-in filtering
z Can be connected to and used by any USART
25.2 Overview
Atmel AVR XMEGA devices contain an infrared communication module (IRCOM) that is IrDA compatible for baud
rates up to 115.2Kbps. It can be connected to any USART to enable infrared pulse encoding/decoding for that
USART.

26. AES and DES Crypto Engine
26.1 Features
z Data Encryption Standard (DES) CPU instruction
z Advanced Encryption Standard (AES) crypto module
z DES Instruction
z Encryption and decryption
z DES supported
z Encryption/decryption in 16 CPU clock cycles per 8-byte block
z AES crypto module
z Encryption and decryption
z Supports 128-bit keys
z Supports XOR data load mode to the state memory
z Encryption/decryption in 375 clock cycles per 16-byte block
26.2 Overview
The Advanced Encryption Standard (AES) and Data Encryption Standard (DES) are two commonly used standards
for cryptography. These are supported through an AES peripheral module and a DES CPU instruction, and the
communication interfaces and the CPU can use these for fast, encrypted communication and secure data storage.
DES is supported by an instruction in the AVR CPU. The 8-byte key and 8-byte data blocks must be loaded into the
register file, and then the DES instruction must be executed 16 times to encrypt/decrypt the data block.
The AES crypto module encrypts and decrypts 128-bit data blocks with the use of a 128-bit key. The key and data
must be loaded into the key and state memory in the module before encryption/decryption is started. It takes 375
peripheral clock cycles before the encryption/decryption is done. The encrypted/encrypted data can then be read out,
and an optional interrupt can be generated. The AES crypto module also has DMA support with transfer triggers when
encryption/decryption is done and optional auto-start of encryption/decryption when the state memory is fully loaded.

27. CRC – Cyclic Redundancy Check Generator
27.1 Features
z Cyclic redundancy check (CRC) generation and checking for
z Communication data
z Program or data in flash memory
z Data in SRAM and I/O memory space
z Integrated with flash memory, DMA controller and CPU
z Continuous CRC on data going through a DMA channel
z Automatic CRC of the complete or a selectable range of the flash memory
z CPU can load data to the CRC generator through the I/O interface
z CRC polynomial software selectable to
z CRC-16 (CRC-CCITT)
z CRC-32 (IEEE 802.3)
z Zero remainder detection
27.2 Overview
A cyclic redundancy check (CRC) is an error detection technique test algorithm used to find accidental errors in data,
and it is commonly used to determine the correctness of a data transmission, and data present in the data and
program memories. A CRC takes a data stream or a block of data as input and generates a 16- or 32-bit output that
can be appended to the data and used as a checksum. When the same data are later received or read, the device or
application repeats the calculation. If the new CRC result does not match the one calculated earlier, the block contains
a data error. The application will then detect this and may take a corrective action, such as requesting the data to be
sent again or simply not using the incorrect data.
Typically, an n-bit CRC applied to a data block of arbitrary length will detect any single error burst not longer than n
bits (any single alteration that spans no more than n bits of the data), and will detect the fraction 1-2-n of all longer
error bursts. The CRC module in Atmel AVR XMEGA devices supports two commonly used CRC polynomials; CRC-
16 (CRC-CCITT) and CRC-32 (IEEE 802.3).
z CRC-16:
Polynomial: x16+x12+x5+1
Hex value: 0x1021
z CRC-32:
Polynomial: x32+x26+x23+x22+x16+x12+x11+x10+x8+x7+x5+x4+x2+x+1
Hex value: 0x04C11DB7

28. ADC – 12-bit Analog to Digital Converter
28.1 Features
z One Analog to Digital Converter (ADC)
z 12-bit resolution
z Up to two million samples per second
z Two inputs can be sampled simultaneously using ADC and 1x gain stage
z Four inputs can be sampled within 1.5µs
z Down to 2.5µs conversion time with 8-bit resolution
z Down to 3.5µs conversion time with 12-bit resolution
z Differential and single-ended input
z Up to 12 single-ended inputs
z 12x4 differential inputs without gain
z 8x4 differential inputs with gain
z Built-in differential gain stage
z 1/2x, 1x, 2x, 4x, 8x, 16x, 32x, and 64x gain options
z Single, continuous and scan conversion options
z Four internal inputs
z Internal temperature sensor
z DAC output
z AVCC voltage divided by 10
z 1.1V bandgap voltage
z Four conversion channels with individual input control and result registers
z Enable four parallel configurations and results
z Internal and external reference options
z Compare function for accurate monitoring of user defined thresholds
z Optional event triggered conversion for accurate timing
z Optional DMA transfer of conversion results
z Optional interrupt/event on compare result
28.2 Overview
The ADC converts analog signals to digital values. The ADC has 12-bit resolution and is capable of converting up to
two million samples per second (msps). The input selection is flexible, and both single-ended and differential
measurements can be done. For differential measurements, an optional gain stage is available to increase the
dynamic range. In addition, several internal signal inputs are available. The ADC can provide both signed and
unsigned results.
This is a pipelined ADC that consists of several consecutive stages. The pipelined design allows a high sample rate at
a low system clock frequency. It also means that a new input can be sampled and a new ADC conversion started
while other ADC conversions are still ongoing. This removes dependencies between sample rate and propagation
delay.
The ADC has four conversion channels (0-3) with individual input selection, result registers, and conversion start
control. The ADC can then keep and use four parallel configurations and results, and this will ease use for
applications with high data throughput or for multiple modules using the ADC independently. It is possible to use DMA
to move ADC results directly to memory or peripherals when conversions are done.
Both internal and external reference voltages can be used. An integrated temperature sensor is available for use with
the ADC. The output from the DAC, AVCC/10 and the bandgap voltage can also be measured by the ADC.
The ADC has a compare function for accurate monitoring of user defined thresholds with minimum software
intervention required.

Figure 28-1. ADC overview.
ADC0 Compare
•
••
ADC11
Internal
signals VINP <
ADC0
••
CH0 Result >
• Threshold
ADC7 CH1 Result (Int Req)
ADC4
½x - 64x
•
•• CH2 Result
ADC7
CH3 Result
Int. signals Internal VINN
signals
ADC0
•
•• Internal 1.00V Reference
ADC3 Voltage
Internal AVCC/1.6V
Int. signals
Internal AVCC/2
AREFA
AREFB
Two inputs can be sampled simultaneously as both the ADC and the gain stage include sample and hold circuits, and
the gain stage has 1x gain setting. Four inputs can be sampled within 1.5µs without any intervention by the
application.
The ADC may be configured for 8- or 12-bit result, reducing the minimum conversion time (propagation delay) from
3.5µs for 12-bit to 2.5µs for 8-bit result.
ADC conversion results are provided left- or right adjusted with optional ‘1’ or ‘0’ padding. This eases calculation when
the result is represented as a signed integer (signed 16-bit number).
PORTA has one ADC. Notation of this peripheral is ADCA.

29. DAC – 12-bit Digital to Analog Converter
29.1 Features
z One Digital to Analog Converter (DAC)
z 12-bit resolution
z Two independent, continuous-drive output channels
z Up to one million samples per second conversion rate per DAC channel
z Built-in calibration that removes:
z Offset error
z Gain error
z Multiple conversion trigger sources
z On new available data
z Events from the event system
z High drive capabilities and support for
z Resistive loads
z Capacitive loads
z Combined resistive and capacitive loads
z Internal and external reference options
z DAC output available as input to analog comparator and ADC
z Low-power mode, with reduced drive strength
z Optional DMA transfer of data
29.2 Overview
The digital-to-analog converter (DAC) converts digital values to voltages. The DAC has two channels, each with 12-bit
resolution, and is capable of converting up to one million samples per second (msps) on each channel. The built-in
calibration system can remove offset and gain error when loaded with calibration values from software.
Figure 29-1. DAC overview.
DMA req
(Data Empty) D
12 A
CH0DATA T DAC0 Output
Driver
A
Int. To
driver AC/ADC
Trigger Select Enable
AVCC Reference
Internal 1.00V selection
CTRLB CTRLA
AREFA Internal Output
AREFB enable
Trigger Select Enable
D
12 A
CH1DATA T DAC1 Output
Driver
DMA req A
(Data Empty)

A DAC conversion is automatically started when new data to be converted are available. Events from the event
system can also be used to trigger a conversion, and this enables synchronized and timed conversions between the
DAC and other peripherals, such as a timer/counter. The DMA controller can be used to transfer data to the DAC.
The DAC has high drive strength, and is capable of driving both resistive and capacitive loads, aswell as loads which
combine both. A low-power mode is available, which will reduce the drive strength of the output. Internal and external
voltage references can be used. The DAC output is also internally available for use as input to the analog comparator
or ADC.
PORTB has one DAC. Notation of this peripheral is DACB.

30. AC – Analog Comparator
30.1 Features
z Two Analog Comparators (ACs)
z Selectable propagation delay versus current consumption
z Selectable hysteresis
z No
z Small
z Large
z Analog comparator output available on pin
z Flexible input selection
z All pins on the port
z Output from the DAC
z Bandgap reference voltage
z A 64-level programmable voltage scaler of the internal AVCC voltage
z Interrupt and event generation on:
z Rising edge
z Falling edge
z Toggle
z Window function interrupt and event generation on:
z Signal above window
z Signal inside window
z Signal below window
z Constant current source with configurable output pin selection
30.2 Overview
The analog comparator (AC) compares the voltage levels on two inputs and gives a digital output based on this
comparison. The analog comparator may be configured to generate interrupt requests and/or events upon several
different combinations of input change.
Two important properties of the analog comparator’s dynamic behavior are: hysteresis and propagation delay. Both of
these parameters may be adjusted in order to achieve the optimal operation for each application.
The input selection includes analog port pins, several internal signals, and a 64-level programmable voltage scaler.
The analog comparator output state can also be output on a pin for use by external devices.
A constant current source can be enabled and output on a selectable pin. This can be used to replace, for example,
external resistors used to charge capacitors in capacitive touch sensing applications.
The analog comparators are always grouped in pairs on each port. These are called analog comparator 0 (AC0) and
analog comparator 1 (AC1). They have identical behavior, but separate control registers. Used as pair, they can be
set in window mode to compare a signal to a voltage range instead of a voltage level.
PORTA has one AC pair. Notation is ACA.

Figure 30-1. Analog comparator overview.
Pin Input
AC0OUT
Pin Input
Hysteresis
DAC Enable
Interrupt Interrupts
Interrupt Sensititivity
Voltage Mode Control
Scaler
ACnMUXCTRL ACnCTRL WINCTRL &
Window Events
Function
Enable
Bandgap
Hysteresis
Pin Input
AC1OUT
Pin Input
The window function is realized by connecting the external inputs of the two analog comparators in a pair as shown in
Figure 30-2.
Figure 30-2. Analog comparator window function.
+
AC0
Upper limit of window -
Interrupts
Interrupt
Input signal sensitivity
Events
control
+
AC1
Lower limit of window
-

31. Programming and Debugging
31.1 Features
z Programming
z External programming through PDI interface
z Minimal protocol overhead for fast operation
z Built-in error detection and handling for reliable operation
z Boot loader support for programming through any communication interface
z Debugging
z Nonintrusive, real-time, on-chip debug system
z No software or hardware resources required from device except pin connection
z Program flow control
z Go, Stop, Reset, Step Into, Step Over, Step Out, Run-to-Cursor
z Unlimited number of user program breakpoints
z Unlimited number of user data breakpoints, break on:
z Data location read, write, or both read and write
z Data location content equal or not equal to a value
z Data location content is greater or smaller than a value
z Data location content is within or outside a range
z No limitation on device clock frequency
z Program and Debug Interface (PDI)
z Two-pin interface for external programming and debugging
z Uses the Reset pin and a dedicated pin
z No I/O pins required during programming or debugging
31.2 Overview
The Program and Debug Interface (PDI) is an Atmel proprietary interface for external programming and on-chip
debugging of a device.
The PDI supports fast programming of nonvolatile memory (NVM) spaces; flash, EEPOM, fuses, lock bits, and the
user signature row.
Debug is supported through an on-chip debug system that offers nonintrusive, real-time debug. It does not require any
software or hardware resources except for the device pin connection. Using the Atmel tool chain, it offers complete
program flow control and support for an unlimited number of program and complex data breakpoints. Application
debug can be done from a C or other high-level language source code level, as well as from an assembler and
disassembler level.
Programming and debugging can be done through the PDI physical layer. This is a two-pin interface that uses the
Reset pin for the clock input (PDI_CLK) and one other dedicated pin for data input and output (PDI_DATA). Any
external programmer or on-chip debugger/emulator can be directly connected to this interface.
32. Pinout and Pin Functions

The device pinout is shown in “Pinout/Block Diagram” on page 4. In addition to general purpose I/O functionality, each
pin can have several alternate functions. This will depend on which peripheral is enabled and connected to the actual
pin. Only one of the pin functions can be used at time.
32.1 Alternate Pin Function Description

The tables below show the notation for all pin functions available and describe its function.

32.1.1 Operation/Power Supply
VCC Digital supply voltage
AVCC Analog supply voltage
GND Ground
32.1.2 Port Interrupt functions
SYNC Port pin with full synchronous and limited asynchronous interrupt function
ASYNC Port pin with full synchronous and full asynchronous interrupt function
32.1.3 Analog functions
ACn Analog Comparator input pin n
ACnOUT Analog Comparator n Output
ADCn Analog to Digital Converter input pin n
DACn Digital to Analog Converter output pin n
AREF Analog Reference input pin
32.1.4 Timer/Counter and AWEX functions
OCnxLS Output Compare Channel x Low Side for Timer/Counter n
OCnxHS Output Compare Channel x High Side for Timer/Counter n

32.1.5 Communication functions
SCL Serial Clock for TWI
SDA Serial Data for TWI
SCLIN Serial Clock In for TWI when external driver interface is enabled
SCLOUT Serial Clock Out for TWI when external driver interface is enabled
SDAIN Serial Data In for TWI when external driver interface is enabled
SDAOUT Serial Data Out for TWI when external driver interface is enabled
XCKn Transfer Clock for USART n
RXDn Receiver Data for USART n
TXDn Transmitter Data for USART n
SS Slave Select for SPI
MOSI Master Out Slave In for SPI
MISO Master In Slave Out for SPI
SCK Serial Clock for SPI
D- Data- for USB
D+ Data+ for USB
32.1.6 Oscillators, Clock and Event
TOSCn Timer Oscillator pin n
XTALn Input/Output for Oscillator pin n
CLKOUT Peripheral Clock Output
EVOUT Event Channel Output
RTCOUT RTC Clock Source Output
32.1.7 Debug/System functions
RESET Reset pin
PDI_CLK Program and Debug Interface Clock pin
PDI_DATA Program and Debug Interface Data pin

32.2 Alternate Pin Functions
The tables below show the primary/default function for each pin on a port in the first column, the pin number in the
second column, and then all alternate pin functions in the remaining columns. The head row shows what peripheral
that enable and use the alternate pin functions.
For better flexibility, some alternate functions also have selectable pin locations for their functions, this is noted under
the first table where this apply.
Table 32-1. Port A - alternate functions.
PORT A PIN # INTERRUPT ADCA POS/ ADCA NEG ADCA ACA POS ACA NEG ACAOUT REFA
GAINPOS GAINNEG
GND 38
AVCC 39
PA0 40 SYNC ADC0 ADC0 AC0 AC0 AREF
PA1 41 SYNC ADC1 ADC1 AC1 AC1
PA2 42 SYNC/ASYNC ADC2 ADC2 AC2
PA4 44 SYNC ADC4 ADC4 AC4
PA6 2 SYNC ADC6 ADC6 AC6 AC1OUT
PA7 3 SYNC ADC7 ADC7 AC7 AC0OUT
Table 32-2. Port B - alternate functions.
PORT B PIN # INTERRUPT ADCA POS DACB REFB
PB0 4 SYNC ADC8 AREF
PB1 5 SYNC ADC9
PB2 6 SYNC/ASYNC ADC10 DAC0
PB3 7 SYNC ADC11 DAC1

Table 32-3. Port C - alternate functions.
PORT C PIN # INTERRUPT TCC0 AWEXC TCC1 USART USART SPIC(4) TWIC TWIC CLOCKOUT EVENTOUT
(1)(2)
C0(3) C1 w/ext (5) (6)
driver
GND 8
VCC 9
PC0 10 SYNC OC0A OC0ALS SDA SDAIN
PC1 11 SYNC OC0B OC0AHS XCK0 SCL SCLIN
SYNC/
PC2 12 OC0C OC0BLS RXD0 SDAOUT
ASYNC
PC3 13 SYNC OC0D OC0BHS TXD0 SCLOUT
PC4 14 SYNC OC0CLS OC1A SS
PC5 15 SYNC OC0CHS OC1B XCK1 MOSI
PC6 16 SYNC OC0DLS RXD1 MISO clkRTC
PC7 17 SYNC OC0DHS TXD1 SCK clkPER EVOUT
Notes: 1. Pin mapping of all TC0 can optionally be moved to high nibble of port
2. If TC0 is configured as TC2 all eight pins can be used for PWM output.
3. Pin mapping of all USART0 can optionally be moved to high nibble of port.
4. Pins MOSI and SCK for all SPI can optionally be swapped.
5. CLKOUT can optionally be moved between port C, D and E and between pin 4 and 7.
6. EVOUT can optionally be moved between port C, D and E and between pin 4 and 7.
Table 32-4. Port D - alternate functions.
PORT D PIN # INTERRUPT TCD0 TCD1 USB USARTD0 USARTD1 SPID CLOCKOUT EVENTOUT
GND 18
VCC 19
PD0 20 SYNC OC0A
PD1 21 SYNC OC0B XCK0
PD2 22 SYNC/ASYNC OC0C RXD0
PD3 23 SYNC OC0D TXD0
PD4 24 SYNC OC1A SS
PD5 25 SYNC OC1B XCK1 MOSI
PD6 26 SYNC D- RXD1 MISO
PD7 27 SYNC D+ TXD1 SCK clkPER EVOUT

Table 32-5. Port E - alternate functions.
PORT E PIN # INTERRUPT TCE0 USARTE0 TWIE
PE0 28 SYNC OC0A SDA
PE1 29 SYNC OC0B XCK0 SCL
GND 30
VCC 31
PE2 32 SYNC/ASYNC OC0C RXD0
PE3 33 SYNC OC0D TXD0
Table 32-6. Port R - alternate functions.
PORT R PIN # INTERRUPT PDI XTAL TOSC(1)
PDI 34 PDI_DATA
RESET 35 PDI_CLOCK
PR0 36 SYNC XTAL2 TOSC2
PR1 37 SYNC XTAL1 TOSC1
Note: 1. TOSC pins can optionally be moved to PE2/PE3.

33. Peripheral Module Address Map
The address maps show the base address for each peripheral and module in Atmel AVR XMEGA A4U. For complete
register description and summary for each peripheral module, refer to the XMEGA AU manual.
Table 33-1. Peripheral module address map.
Base address Name Description
0x0000 GPIO General Purpose IO Registers
0x0010 VPORT0 Virtual Port 0
0x001C VPORT3 Virtual Port 2
0x0030 CPU CPU
0x0040 CLK Clock Control
0x0048 SLEEP Sleep Controller
0x0050 OSC Oscillator Control
0x0060 DFLLRC32M DFLL for the 32MHz Internal RC Oscillator
0x0068 DFLLRC2M DFLL for the 2MHz RC Oscillator
0x0070 PR Power Reduction
0x0078 RST Reset Controller
0x0080 WDT Watch-Dog Timer
0x0090 MCU MCU Control
0x00A0 PMIC Programmable MUltilevel Interrupt Controller
0x00B0 PORTCFG Port Configuration
0x00C0 AES AES Module
0x00D0 CRC CRC Module
0x0100 DMA DMA Module
0x0180 EVSYS Event System
0x01C0 NVM Non Volatile Memory (NVM) Controller
0x0200 ADCA Analog to Digital Converter on port A
0x0380 ACA Analog Comparator pair on port A
0x0400 RTC Real Time Counter
0x0480 TWIC Two Wire Interface on port C
0x04A0 TWIE Two Wire Interface on port E
0x04C0 USB Universal Serial Bus Interface
0x0600 PORTA Port A

Base address Name Description
0x0620 PORTB Port B
0x0640 PORTC Port C
0x0660 PORTD Port D
0x0680 PORTE Port E
0x07E0 PORTR Port R
0x0800 TCC0 Timer/Counter 0 on port C
0x0840 TCC1 Timer/Counter 1 on port C
0x0880 AWEXC Advanced Waveform Extension on port C
0x0890 HIRESC High Resolution Extension on port C
0x08A0 USARTC0 USART 0 on port C
0x08B0 USARTC1 USART 1 on port C
0x08C0 SPIC Serial Peripheral Interface on port C
0x08F8 IRCOM Infrared Communication Module
0x0900 TCD0 Timer/Counter 0 on port D
0x0940 TCD1 Timer/Counter 1 on port D
0x0990 HIRESD High Resolution Extension on port D
0x09A0 USARTD0 USART 0 on port D
0x09B0 USARTD1 USART 1 on port D
0x09C0 SPID Serial Peripheral Interface on port D
0x0A00 TCE0 Timer/Counter 0 on port E
0x0A80 AWEXE Advanced Waveform Extensionon port E
0x0A90 HIRESE High Resolution Extension on port E
0x0AA0 USARTE0 USART 0 on port E

34. Instruction Set Summary
Mnemonic Operand #Clock
s s Description Operation Flags s
Arithmetic and Logic Instructions
ADD Rd, Rr Add without Carry Rd ← Rd + Rr Z,C,N,V,S,H 1
ADC Rd, Rr Add with Carry Rd ← Rd + Rr + C Z,C,N,V,S,H 1
ADIW Rd, K Add Immediate to Word Rd ← Rd + 1:Rd + K Z,C,N,V,S 2
SUB Rd, Rr Subtract without Carry Rd ← Rd - Rr Z,C,N,V,S,H 1
SUBI Rd, K Subtract Immediate Rd ← Rd - K Z,C,N,V,S,H 1
SBC Rd, Rr Subtract with Carry Rd ← Rd - Rr - C Z,C,N,V,S,H 1
SBCI Rd, K Subtract Immediate with Carry Rd ← Rd - K - C Z,C,N,V,S,H 1
SBIW Rd, K Subtract Immediate from Word Rd + 1:Rd ← Rd + 1:Rd - K Z,C,N,V,S 2
AND Rd, Rr Logical AND Rd ← Rd • Rr Z,N,V,S 1
ANDI Rd, K Logical AND with Immediate Rd ← Rd • K Z,N,V,S 1
OR Rd, Rr Logical OR Rd ← Rd v Rr Z,N,V,S 1
ORI Rd, K Logical OR with Immediate Rd ← Rd v K Z,N,V,S 1
EOR Rd, Rr Exclusive OR Rd ← Rd ⊕ Rr Z,N,V,S 1
COM Rd One’s Complement Rd ← $FF - Rd Z,C,N,V,S 1
NEG Rd Two’s Complement Rd ← $00 - Rd Z,C,N,V,S,H 1
SBR Rd,K Set Bit(s) in Register Rd ← Rd v K Z,N,V,S 1
CBR Rd,K Clear Bit(s) in Register Rd ← Rd • ($FFh - K) Z,N,V,S 1
INC Rd Increment Rd ← Rd + 1 Z,N,V,S 1
DEC Rd Decrement Rd ← Rd - 1 Z,N,V,S 1
TST Rd Test for Zero or Minus Rd ← Rd • Rd Z,N,V,S 1
CLR Rd Clear Register Rd ← Rd ⊕ Rd Z,N,V,S 1
SER Rd Set Register Rd ← $FF None 1
MUL Rd,Rr Multiply Unsigned R1:R0 ← Rd x Rr (UU) Z,C 2
MULS Rd,Rr Multiply Signed R1:R0 ← Rd x Rr (SS) Z,C 2
MULSU Rd,Rr Multiply Signed with Unsigned R1:R0 ← Rd x Rr (SU) Z,C 2
FMUL Rd,Rr Fractional Multiply Unsigned R1:R0 ← Rd x Rr<<1 (UU) Z,C 2
FMULS Rd,Rr Fractional Multiply Signed R1:R0 ← Rd x Rr<<1 (SS) Z,C 2
FMULSU Rd,Rr Fractional Multiply Signed with Unsigned R1:R0 ← Rd x Rr<<1 (SU) Z,C 2
DES K Data Encryption if (H = 0) then R15:R0 ← Encrypt(R15:R0, K) 1/2

else if (H = 1) then R15:R0 ← Decrypt(R15:R0, K)
Branch instructions
RJMP k Relative Jump PC ← PC + k + 1 None 2
IJMP Indirect Jump to (Z) PC(15:0) ← Z, None 2

PC(21:16) ← 0
EIJMP Extended Indirect Jump to (Z) PC(15:0) ← Z, None 2

PC(21:16) ← EIND
JMP k Jump PC ← k None 3

RCALL k Relative Call Subroutine PC ← PC + k + 1 None 2 / 3 (1)
ICALL Indirect Call to (Z) PC(15:0) ← Z, None 2 / 3 (1)

PC(21:16) ← 0
EICALL Extended Indirect Call to (Z) PC(15:0) ← Z, None 3 (1)

PC(21:16) ← EIND
CALL k call Subroutine PC ← k None 3 / 4 (1)
RET Subroutine Return PC ← STACK None 4 / 5 (1)
RETI Interrupt Return PC ← STACK I 4 / 5 (1)
CPSE Rd,Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None 1/2/3
CP Rd,Rr Compare Rd - Rr Z,C,N,V,S,H 1
CPC Rd,Rr Compare with Carry Rd - Rr - C Z,C,N,V,S,H 1
CPI Rd,K Compare with Immediate Rd - K Z,C,N,V,S,H 1
SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b) = 0) PC ← PC + 2 or 3 None 1/2/3
SBRS Rr, b Skip if Bit in Register Set if (Rr(b) = 1) PC ← PC + 2 or 3 None 1/2/3
SBIC A, b Skip if Bit in I/O Register Cleared if (I/O(A,b) = 0) PC ← PC + 2 or 3 None 2/3/4
SBIS A, b Skip if Bit in I/O Register Set If (I/O(A,b) =1) PC ← PC + 2 or 3 None 2/3/4
BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None 1/2
BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None 1/2
BREQ k Branch if Equal if (Z = 1) then PC ← PC + k + 1 None 1/2
BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None 1/2
BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None 1/2
BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2
BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2
BRLO k Branch if Lower if (C = 1) then PC ← PC + k + 1 None 1/2
BRMI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1/2
BRPL k Branch if Plus if (N = 0) then PC ← PC + k + 1 None 1/2
BRGE k Branch if Greater or Equal, Signed if (N ⊕ V= 0) then PC ← PC + k + 1 None 1/2
BRLT k Branch if Less Than, Signed if (N ⊕ V= 1) then PC ← PC + k + 1 None 1/2
BRHS k Branch if Half Carry Flag Set if (H = 1) then PC ← PC + k + 1 None 1/2
BRHC k Branch if Half Carry Flag Cleared if (H = 0) then PC ← PC + k + 1 None 1/2
BRTS k Branch if T Flag Set if (T = 1) then PC ← PC + k + 1 None 1/2
BRTC k Branch if T Flag Cleared if (T = 0) then PC ← PC + k + 1 None 1/2
BRVS k Branch if Overflow Flag is Set if (V = 1) then PC ← PC + k + 1 None 1/2
BRVC k Branch if Overflow Flag is Cleared if (V = 0) then PC ← PC + k + 1 None 1/2
BRIE k Branch if Interrupt Enabled if (I = 1) then PC ← PC + k + 1 None 1/2
BRID k Branch if Interrupt Disabled if (I = 0) then PC ← PC + k + 1 None 1/2
Data transfer instructions
MOV Rd, Rr Copy Register Rd ← Rr None 1

MOVW Rd, Rr Copy Register Pair Rd+1:Rd ← Rr+1:Rr None 1
LDI Rd, K Load Immediate Rd ← K None 1
LDS Rd, k Load Direct from data space Rd ← (k) None 2 (1)(2)
LD Rd, X Load Indirect Rd ← (X) None 1 (1)(2)
LD Rd, X+ Load Indirect and Post-Increment Rd ← (X) None 1 (1)(2)

X ← X+1
LD Rd, -X Load Indirect and Pre-Decrement X ← X - 1, ← X-1 None 2 (1)(2)

Rd ← (X) ← (X)
LD Rd, Y Load Indirect Rd ← (Y) ← (Y) None 1 (1)(2)
LD Rd, Y+ Load Indirect and Post-Increment Rd ← (Y) None 1 (1)(2)

Y ← Y+1
LD Rd, -Y Load Indirect and Pre-Decrement Y ← Y-1 None 2 (1)(2)

Rd ← (Y)
LDD Rd, Y+q Load Indirect with Displacement Rd ← (Y + q) None 2 (1)(2)
LD Rd, Z Load Indirect Rd ← (Z) None 1 (1)(2)
LD Rd, Z+ Load Indirect and Post-Increment Rd ← (Z), None 1 (1)(2)

Z ← Z+1
LD Rd, -Z Load Indirect and Pre-Decrement Z ← Z - 1, None 2 (1)(2)

Rd ← (Z)
LDD Rd, Z+q Load Indirect with Displacement Rd ← (Z + q) None 2 (1)(2)
STS k, Rr Store Direct to Data Space (k) ← Rd None 2 (1)
ST X, Rr Store Indirect (X) ← Rr None 1 (1)
ST X+, Rr Store Indirect and Post-Increment (X) ← Rr, None 1 (1)

X ← X+1
ST -X, Rr Store Indirect and Pre-Decrement X ← X - 1, None 2 (1)

(X) ← Rr
ST Y, Rr Store Indirect (Y) ← Rr None 1 (1)
ST Y+, Rr Store Indirect and Post-Increment (Y) ← Rr, None 1 (1)

Y ← Y+1
ST -Y, Rr Store Indirect and Pre-Decrement Y ← Y - 1, None 2 (1)

(Y) ← Rr
STD Y+q, Rr Store Indirect with Displacement (Y + q) ← Rr None 2 (1)
ST Z, Rr Store Indirect (Z) ← Rr None 1 (1)
ST Z+, Rr Store Indirect and Post-Increment (Z) ← Rr None 1 (1)

Z ← Z+1
ST -Z, Rr Store Indirect and Pre-Decrement Z ← Z-1 None 2 (1)
STD Z+q,Rr Store Indirect with Displacement (Z + q) ← Rr None 2 (1)
LPM Load Program Memory R0 ← (Z) None 3
LPM Rd, Z Load Program Memory Rd ← (Z) None 3
LPM Rd, Z+ Load Program Memory and Post-Increment Rd ← (Z), None 3

Z ← Z+1
ELPM Extended Load Program Memory R0 ← (RAMPZ:Z) None 3
ELPM Rd, Z Extended Load Program Memory Rd ← (RAMPZ:Z) None 3

ELPM Rd, Z+ Extended Load Program Memory and Post- Rd ← (RAMPZ:Z), None 3
Increment Z ← Z+1
SPM Store Program Memory (RAMPZ:Z) ← R1:R0 None -
SPM Z+ Store Program Memory and Post-Increment (RAMPZ:Z) ← R1:R0, None -

by 2 Z ← Z+2
IN Rd, A In From I/O Location Rd ← I/O(A) None 1
OUT A, Rr Out To I/O Location I/O(A) ← Rr None 1
PUSH Rr Push Register on Stack STACK ← Rr None 1 (1)
POP Rd Pop Register from Stack Rd ← STACK None 2 (1)
XCH Z, Rd Exchange RAM location Temp ← Rd, None 2

Rd ← (Z),
(Z) ← Temp
LAS Z, Rd Load and Set RAM location Temp ← Rd, None 2

Rd ← (Z),
(Z) ← Temp v (Z)
LAC Z, Rd Load and Clear RAM location Temp ← Rd, None 2

Rd ← (Z),
(Z) ← ($FFh – Rd) z (Z)
LAT Z, Rd Load and Toggle RAM location Temp ← Rd, None 2

Rd ← (Z),
(Z) ← Temp ⊕ (Z)
Bit and bit-test instructions
LSL Rd Logical Shift Left Rd(n+1) ← Rd(n), Z,C,N,V,H 1

Rd(0) ← 0,
C ← Rd(7)
LSR Rd Logical Shift Right Rd(n) ← Rd(n+1), Z,C,N,V 1

Rd(7) ← 0,
C ← Rd(0)
ROL Rd Rotate Left Through Carry Rd(0) ← C, Z,C,N,V,H 1

Rd(n+1) ← Rd(n),
C ← Rd(7)
ROR Rd Rotate Right Through Carry Rd(7) ← C, Z,C,N,V 1

Rd(n) ← Rd(n+1),
C ← Rd(0)
ASR Rd Arithmetic Shift Right Rd(n) ← Rd(n+1), n=0..6 Z,C,N,V 1
SWAP Rd Swap Nibbles Rd(3..0) ↔ Rd(7..4) None 1
BSET s Flag Set SREG(s) ← 1 SREG(s) 1
BCLR s Flag Clear SREG(s) ← 0 SREG(s) 1
SBI A, b Set Bit in I/O Register I/O(A, b) ← 1 None 1
CBI A, b Clear Bit in I/O Register I/O(A, b) ← 0 None 1
BST Rr, b Bit Store from Register to T T ← Rr(b) T 1
BLD Rd, b Bit load from T to Register Rd(b) ← T None 1
SEC Set Carry C ← 1 C 1
CLC Clear Carry C ← 0 C 1
SEN Set Negative Flag N ← 1 N 1
CLN Clear Negative Flag N ← 0 N 1
SEZ Set Zero Flag Z ← 1 Z 1

CLZ Clear Zero Flag Z ← 0 Z 1
SEI Global Interrupt Enable I ← 1 I 1
CLI Global Interrupt Disable I ← 0 I 1
SES Set Signed Test Flag S ← 1 S 1
CLS Clear Signed Test Flag S ← 0 S 1
SEV Set Two’s Complement Overflow V ← 1 V 1
CLV Clear Two’s Complement Overflow V ← 0 V 1
SET Set T in SREG T ← 1 T 1
CLT Clear T in SREG T ← 0 T 1
SEH Set Half Carry Flag in SREG H ← 1 H 1
CLH Clear Half Carry Flag in SREG H ← 0 H 1
MCU control instructions
BREAK Break (See specific descr. for BREAK) None 1
NOP No Operation None 1
SLEEP Sleep (see specific descr. for Sleep) None 1
WDR Watchdog Reset (see specific descr. for WDR) None 1
Notes: 1. Cycle times for Data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.
2. One extra cycle must be added when accessing Internal SRAM.

35. Packaging information
35.1 44A
PIN 1 IDENTIFIER
PIN 1
e B
E1 E
D1
D
C 0°~7°
A1 A2 A
L
COMMON DIMENSIONS
(Unit of Measure = mm)
SYMBOL MIN NOM MAX NOTE

A – – 1.20
A1 0.05 – 0.15
A2 0.95 1.00 1.05
D 11.75 12.00 12.25
D1 9.90 10.00 10.10 Note 2
Notes: E 11.75 12.00 12.25

1. This package conforms to JEDEC reference MS-026, Variation ACB. E1 9.90 10.00 10.10 Note 2
2. Dimensions D1 and E1 do not include mold protrusion. Allowable
B 0.30 0.37 0.45
protrusion is 0.25mm per side. Dimensions D1 and E1 are maximum
plastic body size dimensions including mold mismatch. C 0.09 (0.17) 0.20
3. Lead coplanarity is 0.10mm maximum. L 0.45 0.60 0.75
e 0.80 TYP
06/02/2014
44A, 44-lead, 10 x 10mm body size, 1.0mm body thickness,

44A C
0.8 mm lead pitch, thin profile plastic quad flat package (TQFP)

35.2 PW

35.3 44M1
Marked Pin# 1 I D
SE ATING PLAN E
A1
TOP VIE W
A3
A
K
L
Pin #1 Co rner SIDE VIEW
D2
1 Option A Pin #1 COMMON DIMENSIONS

Triangle
2 (Unit of Measure = mm)
3
SYMBOL MIN NOM MAX NOT E
A 0.80 0.90 1.00
E2
Option B A1 – 0.02 0.05
Pin #1
Cham fer
(C 0.30) A3 0.20 REF
b 0.18 0.23 0.30
D 6.90 7.00 7.10
K Option C Pin #1
D2 5.00 5.20 5.40
e Notch
b (0.20 R) E 6.90 7.00 7.10
B OT TOM VIE W E2 5.00 5.20 5.40

e 0.50 BSC
L 0.59 0.64 0.69
Note: JEDEC Standard MO-220, Fig . 1 (S AW Singulation) VKKD-3 .
K 0.20 0.26 0.41
02/13/2014
TITLE GPC DRAWING NO. REV.
Package Drawing Contact: 44M1, 44-pad, 7 x 7 x 1.0mm body, lead
[email protected] pitch 0.50mm, 5.20mm exposed pad, thermally ZWS 44M1 H
enhanced plastic very thin quad flat no
lead package (VQFN)

35.4 49C2
E
A1 BALL ID 0.10
A1
TOP VIEW A
A2
SIDE VIEW
E1
e F
D D1
C COMMON DIMENSIONS
(Unit of Measure = mm)
B
SYMBOL MIN NOM MAX NOTE
A
A – – 1.00
1 2 3 4 5 6 7
A1 0.20 – –
A1 BALL CORNER b e 49 - Ø0.35 ±0.05 A2 0.65 – –
D 4.90 5.00 5.10
BOTTOM VIEW D1 3.90 BSC
E 4.90 5.00 5.10
E1 3.90 BSC
b 0.30 0.35 0.40
e 0.65 BSC
3/14/08
TITLE GPC DRAWING NO. REV.
Package Drawing Contact: 49C2, 49-ball (7 x 7 array), 0.65mm pitch,
[email protected] 5.0 x 5.0 x 1.0mm, very thin, fine-pitch CBD 49C2 A
ball grid array package (VFBGA)

36. Electrical Characteristics
All typical values are measured at T = 25°C unless other temperature condition is given. All minimum and maximum
values are valid across operating temperature and voltage unless other conditions are given.
36.1 ATxmega16A4U
36.1.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 36-1 may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or other conditions beyond those indicated in the operational sections
of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Table 36-1. Absolute maximum ratings.
Symbol Parameter Condition Min. Typ. Max. Units
VCC Power supply voltage -0.3 4 V
IVCC Current into a VCC pin 200 mA
IGND Current out of a Gnd pin 200 mA
VPIN Pin voltage with respect to Gnd and VCC -0.5 VCC+0.5 V
IPIN I/O pin sink/source current -25 25 mA
TA Storage temperature -65 150 °C
Tj Junction temperature 150 °C
36.1.2 General Operating Ratings

The device must operate within the ratings listed in Table 36-2 in order for all other electrical characteristics and
typical characteristics of the device to be valid.
Table 36-2. General operating conditions.
VCC Power supply voltage 1.60 3.6 V
AVCC Analog supply voltage 1.60 3.6 V
TA Temperature range -40 85 °C
Tj Junction temperature -40 105 °C

Table 36-3. Operating voltage and frequency.
VCC = 1.6V 0 12
VCC = 1.8V 0 12
ClkCPU CPU clock frequency MHz
VCC = 2.7V 0 32
VCC = 3.6V 0 32
The maximum CPU clock frequency depends on VCC. As shown in Figure 36-1 the Frequency vs. VCC curve is linear
between 1.8V < VCC < 2.7V.
Figure 36-1. Maximum Frequency vs. VCC.

MHz
32
Safe Operating Area

12
1.6 1.8 2.7 3.6 V

36.1.3 Current consumption
Table 36-4. Current consumption for Active mode and sleep modes.
VCC = 1.8V 40
32kHz, Ext. Clk
VCC = 3.0V 80
VCC = 1.8V 230 µA

Active power 1MHz, Ext. Clk
VCC = 3.0V 480
consumption (1)
VCC = 1.8V 430 600
2MHz, Ext. Clk
0.9 1.4
VCC = 3.0V mA
32MHz, Ext. Clk 9.6 12
VCC = 1.8V 2.4

32kHz, Ext. Clk
VCC = 3.0V 3.9
VCC = 1.8V 62
Idle power 1MHz, Ext. Clk µA
VCC = 3.0V 118
consumption (1)
VCC = 1.8V 125 225
2MHz, Ext. Clk
240 350
VCC = 3.0V
32MHz, Ext. Clk 3.8 5.5 mA
ICC T = 25°C 0.1 1.0
T = 85°C VCC = 3.0V 1.2 4.5
T = 105°C 3.5 6.0
Power-down power WDT and Sampled BOD enabled,

1.3 3.0 µA
consumption T = 25°C
WDT and Sampled BOD enabled,

VCC = 3.0V 2.4 6.0
T = 85°C

4.5 8.0
T = 105°C
RTC from ULP clock, WDT and sampled VCC = 1.8V 1.2
BOD enabled, T = 25°C VCC = 3.0V 1.3
Power-save power RTC from 1.024kHz low power VCC = 1.8V 0.6 2.0
µA
consumption (2) 32.768kHz TOSC, T = 25°C VCC = 3.0V 0.7 2.0
RTC from low power 32.768kHz TOSC, VCC = 1.8V 0.8 3.0
T = 25°C VCC = 3.0V 1.0 3.0
Reset power consumption Current through RESET pin substracted VCC = 3.0V 320 µA
Notes: 1. All Power Reduction Registers set.
2. Maximum limits are based on characterization, and not tested in production.

Table 36-5. Current consumption for modules and peripherals.
Symbol Parameter Condition (1) Min. Typ. Max. Units
ULP oscillator 1.0 µA
32.768kHz int. oscillator 27 µA
85
2MHz int. oscillator µA
DFLL enabled with 32.768kHz int. osc. as reference 115
270
20x multiplication factor,

PLL 220 µA
32MHz int. osc. DIV4 as reference
Watchdog timer 1.0 µA
Continuous mode 138

BOD µA
Sampled mode, includes ULP oscillator 1.2
Internal 1.0V reference 100 µA
ICC Temperature sensor 95 µA
3.0
250ksps CURRLIMIT = LOW 2.6

ADC mA
VREF = Ext ref CURRLIMIT = MEDIUM 2.1
CURRLIMIT = HIGH 1.6
250ksps Normal mode 1.9

DAC VREF = Ext ref mA
No load Low Power mode 1.1
High speed mode 330

AC µA
Low power mode 130
DMA 615kbps between I/O registers and SRAM 108 µA
Timer/counter 16 µA
USART Rx and Tx enabled, 9600 BAUD 2.5 µA
Flash memory and EEPROM programming 4.0 8.0 mA

Note: 1. All parameters measured as the difference in current consumption between module enabled and disabled. All data at VCC = 3.0V, ClkSYS = 1MHz external
clock without prescaling, T = 25°C unless other conditions are given.

36.1.4 Wake-up time from sleep modes
Table 36-6. Device wake-up time from sleep modes with various system clock sources.
Symbol Parameter Condition Min. Typ. (1) Max. Units
External 2MHz clock 2.0

Wake-up time from idle, 32.768kHz internal oscillator 120
standby, and extended standby
mode 2MHz internal oscillator 2.0
32MHz internal oscillator 0.2

twakeup µs
Wake-up time from power-save 32.768kHz internal oscillator 320

and power-down mode 2MHz internal oscillator 9.0

Note: 1. The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see Figure 36-2. All peripherals and modules
start execution from the first clock cycle, expect the CPU that is halted for four clock cycles before program execution starts.
Figure 36-2. Wake-up time definition.
Wakeup time
Wakeup request
Clock output

36.1.5 I/O Pin Characteristics
The I/O pins comply with the JEDEC LVTTL and LVCMOS specification and the high- and low level input and output
voltage limits reflect or exceed this specification.
Table 36-7. I/O pin characteristics.
IOH (1)/
I/O pin source/sink current -20 20 mA
IOL (2)
VCC = 2.7 - 3.6V 2.0 VCC+0.3
VIH High level input voltage VCC = 2.0 - 2.7V 0.7*VCC VCC+0.3 V
VCC = 1.6 - 2.0V 0.8*VCC VCC+0.3
VCC = 2.7- 3.6V -0.3 0.8
VIL Low level input voltage VCC = 2.0 - 2.7V -0.3 0.3*VCC V
VCC = 1.6 - 2.0V -0.3 0.2*VCC
VCC = 3.0 - 3.6V IOH = -2mA 2.4 0.94*VCC
IOH = -1mA 2.0 0.96*VCC

VCC = 2.3 - 2.7V
IOH = -2mA 1.7 0.92*VCC
VOH High level output voltage V
VCC = 3.3V IOH = -8mA 2.6 2.9
VCC = 3.0V IOH = -6mA 2.1 2.6
VCC = 1.8V IOH = -2mA 1.4 1.6
VCC = 3.0 - 3.6V IOL = 2mA 0.05*VCC 0.4
IOL = 1mA 0.03*VCC 0.4

VCC = 2.3 - 2.7V
IOL = 2mA 0.06*VCC 0.7
VOL Low level output voltage V
VCC = 3.3V IOL = 15mA 0.4 0.76
VCC = 3.0V IOL = 10mA 0.3 0.64
VCC = 1.8V IOL = 5mA 0.2 0.46
IIN Input leakage current T = 25°C <0.01 0.1 µA
RP Pull/buss keeper resistor 24 kΩ
4.0
tr Rise time No load ns
slew rate limitation 7.0
Notes: 1. The sum of all IOH for PORTA and PORTB must not exceed 100mA.
The sum of all IOH for PORTC must not exceed 200mA.
The sum of all IOH for PORTD and pins PE[0-1] on PORTE must not exceed 200mA.
The sum of all IOH for PE[2-3] on PORTE, PORTR and PDI must not exceed 100mA.
2. The sum of all IOL for PORTA and PORTB must not exceed 100mA.
The sum of all IOL for PORTC must not exceed 200mA.
The sum of all IOL for PORTD and pins PE[0-1] on PORTE must not exceed 200mA.
The sum of all IOL for PE[2-3] on PORTE, PORTR and PDI must not exceed 100mA.

36.1.6 ADC characteristics
Table 36-8. Power supply, reference and input range.
AVCC Analog supply voltage VCC- 0.3 VCC+ 0.3 V
VREF Reference voltage 1.0 AVCC- 0.6 V
Rin Input resistance Switched 4.0 kΩ
Csample Input capacitance Switched 4.4 pF
RAREF Reference input resistance (leakage only) >10 MΩ
CAREF Reference input capacitance Static load 7.0 pF
VIN Input range -0.1 AVCC+0.1 V
Conversion range Differential mode, Vinp - Vinn -VREF VREF V
Conversion range Single ended unsigned mode, Vinp -ΔV VREF-ΔV V
∆V Fixed offset voltage 190 LSB
Table 36-9. Clock and timing.
Maximum is 1/4 of peripheral clock

100 2000
ClkADC ADC Clock frequency frequency kHz
Measuring internal signals 100 125
Current limitation (CURRLIMIT) off 100 2000
CURRLIMIT = LOW 100 1500

fADC Sample rate ksps
CURRLIMIT = MEDIUM 100 1000
CURRLIMIT = HIGH 100 500
Sampling time 1/2 ClkADC cycle 0.25 5 µs
(RES+2)/2+(GAIN !=0) ClkADC

Conversion time (latency) 5 8
RES (Resolution) = 8 or 12 cycles
ClkADC
Start-up time ADC clock cycles 12 24
cycles
After changing reference or input mode 7 7 ClkADC

ADC settling time
After ADC flush 1 1 cycles

Table 36-10. Accuracy characteristics.
RES Resolution Programmable to 8 or 12 bit 8 12 12 Bits
VCC-1.0V < VREF< VCC-0.6V ±1.2 ±2.0

500ksps
All VREF ±1.5 ±3.0
INL (1) Integral non-linearity lsb
VCC-1.0V < VREF< VCC-0.6V ±1.0 ±2.0
2000ksps
All VREF ±1.5 ±3.0
DNL (1) Differential non-linearity guaranteed monotonic <±0.8 <±1.0 lsb
-1.0 mV
Offset error Temperature drift <0.01 mV/K
Operating voltage drift <0.6 mV/V
External reference -1.0
Differential AVCC/1.6 10
mV
mode AVCC/2.0 8.0
Gain error
Bandgap ±5.0
Temperature drift <0.02 mV/K
Differential mode, shorted input mV

Noise 0.4
2msps, VCC = 3.6V, ClkPER = 16MHz rms
Notes: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% input voltage range.
2. Unless otherwise noted all linearity, offset and gain error numbers are valid under the condition that external VREF is used.
Table 36-11. Gain stage characteristics.
Rin Input resistance Switched in normal mode 4.0 kΩ
Csample Input capacitance Switched in normal mode 4.4 pF
Signal range Gain stage output 0 VCC- 0.6 V
ClkADC
Propagation delay ADC conversion rate 1.0
cycles
Sample rate Same as ADC 100 1000 kHz
All gain
INL (1) Integral non-linearity 500ksps ±1.5 ±4 lsb
settings
1x gain, normal mode -0.8
Gain error 8x gain, normal mode -2.5 %

1x gain, normal mode -2

Offset error,
8x gain, normal mode -5 mV
input referred
1x gain, normal mode 0.5

VCC = 3.6V mV
Noise 8x gain, normal mode 1.5
Ext. VREF rms
64x gain, normal mode 11
Note: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% input voltage range.
36.1.7 DAC Characteristics
Table 36-12. Power supply, reference and output range.
VCC-
AVCC Analog supply voltage VCC+ 0.3 V
0.3
AVREF External reference voltage 1.0 VCC- 0.6 V
Rchannel DC output impedance 50 Ω
Linear output voltage range 0.15 AVCC-0.15 V
RAREF Reference input resistance >10 MΩ
CAREF Reference input capacitance Static load 7 pF
Minimum resistance load 1.0 kΩ
100 pF
Maximum capacitance load
1000Ω serial resistance 1.0 nF
Operating within accuracy specification AVCC/1000

Output sink/source mA
Safe operation 10

Cload=100pF, Normal mode 0 1000

fDAC Conversion rate ksps
maximum step size Low power mode 500
RES Input resolution 12 Bits
VCC = 1.6V ±2.0 ±3

VREF= Ext 1.0V
VCC = 3.6V ±1.5 ±2.5
VCC = 1.6V ±2.0 ±4

INL (1) Integral non-linearity VREF=AVCC lsb
VCC = 3.6V ±1.5 ±4
VCC = 1.6V ±5.0

VREF=INT1V
VCC = 3.6V ±5.0
VCC = 1.6V ±1.5 3.0

VREF=Ext 1.0V
VCC = 3.6V ±0.6 1.5
VCC = 1.6V ±1.0 3.5

DNL (1) Differential non-linearity VREF=AVCC lsb
VCC = 3.6V ±0.6 1.5
VCC = 1.6V ±4.5

VREF=INT1V
VCC = 3.6V ±4.5
Gain error After calibration <4.0 lsb
Gain calibration step size 4.0 lsb
Gain calibration drift VREF= Ext 1.0V <0.2 mV/K
Offset error After calibration <1.0 lsb
Offset calibration step size 1.0

Note: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% output voltage range.

36.1.8 Analog Comparator Characteristics
Table 36-15. Analog Comparator characteristics.
Voff Input offset voltage <±10 mV
Ilk Input leakage current <1.0 nA
Input voltage range -0.1 AVCC V
AC startup time 100 µs
Vhys1 Hysteresis, none 0 mV
mode = High Speed (HS) 13

Vhys2 Hysteresis, small mV
mode = Low Power (LP) 30
mode = HS 30
Vhys3 Hysteresis, large mV
mode = LP 60
VCC = 3.0V, T= 85°C mode = HS 30 90
mode = HS 30
tdelay Propagation delay ns
VCC = 3.0V, T= 85°C mode = LP 130 500
mode = LP 130
64-level voltage scaler Integral non-linearity (INL) 0.3 0.5 lsb
36.1.9 Bandgap and Internal 1.0V Reference Characteristics
Table 36-16. Bandgap and Internal 1.0V reference characteristics.
As reference for ADC or DAC 1 ClkPER + 2.5µs

Startup time µs
As input voltage to ADC and AC 1.5
Bandgap voltage 1.1 V
INT1V Internal 1.00V reference T= 85°C, after calibration 0.99 1.0 1.01 V
Variation over voltage and temperature Relative to T= 85°C, VCC = 3.0V ±1.5 %

36.1.10 Brownout Detection Characteristics
Table 36-17. Brownout detection characteristics.
BOD level 0 falling VCC 1.60 1.62 1.72
BOD level 1 falling VCC 1.8

VBOT V
Continuous mode 0.4

tBOD Detection time µs
Sampled mode 1000
VHYST Hysteresis 1.2 %
36.1.11 External Reset Characteristics
Table 36-18. External reset characteristics.
tEXT Minimum reset pulse width 95 1000 ns
VCC = 2.7 - 3.6V 0.60×VCC

Reset threshold voltage (VIH)
VCC = 1.6 - 2.7V 0.60×VCC
VRST V
VCC = 2.7 - 3.6V 0.50×VCC
Reset threshold voltage (VIL)
VCC = 1.6 - 2.7V 0.40×VCC
RRST Reset pin Pull-up Resistor 25 kΩ
36.1.12 Power-on Reset Characteristics
Table 36-19. Power-on reset characteristics.
VCC falls faster than 1V/ms 0.4 1.0

VPOT- (1) POR threshold voltage falling VCC V
VCC falls at 1V/ms or slower 0.8 1.0
VPOT+ POR threshold voltage rising VCC 1.3 1.59 V

Note: 1. VPOT- values are only valid when BOD is disabled. When BOD is enabled VPOT- = VPOT+.

36.1.13 Flash and EEPROM Memory Characteristics
Table 36-20. Endurance and data retention.
25°C 10K
Write/Erase cycles 85°C 10K Cycle
105°C 2K
Flash
25°C 100
Data retention 85°C 25 Year
105°C 10
25°C 100K
105°C 30K
EEPROM
25°C 100
105°C 10
Table 36-21. Programming time.
Symbol Parameter Condition Min. Typ.(1) Max. Units
16KB Flash, EEPROM(2) and

Chip Erase 45 ms
SRAM Erase
Application Erase Section erase 6 ms
Page erase 4
Flash Page write 4 ms
Atomic page erase and write 8
Page erase 4
EEPROM Page write 4 ms

Notes: 1. Programming is timed from the 2MHz internal oscillator.
2. EEPROM is not erased if the EESAVE fuse is programmed.

36.1.14 Clock and Oscillator Characteristics
36.1.14.1 Calibrated 32.768kHz Internal Oscillator characteristics
Table 36-22. 32.768kHz internal oscillator characteristics.
Frequency 32.768 kHz
Factory calibration accuracy T = 85°C, VCC = 3.0V -0.5 0.5 %
User calibration accuracy -0.5 0.5 %
36.1.14.2 Calibrated 2MHz RC Internal Oscillator characteristics
Table 36-23. 2MHz internal oscillator characteristics.
DFLL can tune to this frequency over

Frequency range 1.8 2.2 MHz
voltage and temperature
Factory calibrated frequency 2.0 MHz
Factory calibration accuracy T = 85°C, VCC= 3.0V -1.5 1.5 %
DFLL calibration stepsize 0.21 %
36.1.14.3 Calibrated and tunable 32MHz internal oscillator characteristics

Frequency range 30 55 MHz
Factory calibrated frequency 32 MHz
DFLL calibration step size 0.22 %
36.1.14.4 32kHz Internal ULP Oscillator characteristics
Table 36-25. 32kHz internal ULP oscillator characteristics.
Output frequency 32 kHz
Accuracy -30 30 %

36.1.14.5 Internal Phase Locked Loop (PLL) characteristics
Table 36-26. Internal PLL characteristics.
Symbo
l Parameter Condition Min. Typ. Max. Units
fIN Input frequency Output frequency must be within fOUT 0.4 64 MHz
VCC= 1.6 - 1.8V 20 48

fOUT Output frequency (1) MHz
VCC= 2.7 - 3.6V 20 128
Start-up time 25 µs
Re-lock time 25 µs
Note: 1. The maximum output frequency vs. supply voltage is linear between 1.8V and 2.7V, and can never be higher than four times the maximum CPU frequency.
36.1.14.6 External clock characteristics
Figure 36-3. External clock drive waveform

tCH tCH
tCR tCF
VIH1
VIL1
tCL
tCK
Table 36-27. External clock used as system clock without prescaling.
VCC = 1.6 - 1.8V 0 12

1/tCK Clock Frequency (1) MHz
VCC = 2.7 - 3.6V 0 32
VCC = 1.6 - 1.8V 83.3

tCK Clock Period ns
VCC = 2.7 - 3.6V 31.5
VCC = 1.6 - 1.8V 30.0

tCH Clock High Time ns
VCC = 2.7 - 3.6V 12.5
VCC = 1.6 - 1.8V 30.0

tCL Clock Low Time ns
VCC = 2.7 - 3.6V 12.5
VCC = 1.6 - 1.8V 10

tCR Rise Time (for maximum frequency) ns
VCC = 2.7 - 3.6V 3
VCC = 1.6 - 1.8V 10

tCF Fall Time (for maximum frequency) ns
VCC = 2.7 - 3.6V 3
ΔtCK Change in period from one clock cycle to the next 10 %

Note: 1. The maximum frequency vs. supply voltage is linear between 1.6V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

Table 36-28. External clock with prescaler (1)for system clock.
VCC = 1.6 - 1.8V 0 90

VCC = 2.7 - 3.6V 0 142
VCC = 1.6 - 1.8V 11

tCK Clock Period ns
VCC = 2.7 - 3.6V 7
VCC = 1.6 - 1.8V 4.5

VCC = 2.7 - 3.6V 2.4
VCC = 1.6 - 1.8V 4.5

VCC = 2.7 - 3.6V 2.4
VCC = 1.6 - 1.8V 1.5

VCC = 2.7 - 3.6V 1.0
VCC = 1.6 - 1.8V 1.5

VCC = 2.7 - 3.6V 1.0
Notes: 1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.
2. The maximum frequency vs. supply voltage is linear between 1.6V and 2.7V, and the same applies for all other parameters with supply voltage conditions.
36.1.14.7 External 16MHz crystal oscillator and XOSC characteristic
Table 36-29. External 16MHz crystal oscillator and XOSC characteristics.
FRQRANGE=0 <10
XOSCPWR=0
Cycle to cycle jitter FRQRANGE=1, 2, or 3 <1.0 ns
XOSCPWR=1 <1.0
FRQRANGE=0 <6.0
XOSCPWR=0
Long term jitter FRQRANGE=1, 2, or 3 <0.5 ns
XOSCPWR=1 <0.5
FRQRANGE=0 <0.1
XOSCPWR=0 FRQRANGE=1 <0.05

Frequency error %
FRQRANGE=2 or 3 <0.005
XOSCPWR=1 <0.005

FRQRANGE=0 40
XOSCPWR=0 FRQRANGE=1 42
Duty cycle %
FRQRANGE=2 or 3 45
XOSCPWR=1 48
0.4MHz resonator,
2.4k
CL=100pF
XOSCPWR=0,
FRQRANGE=0 1MHz crystal, CL=20pF 8.7k
2MHz crystal, CL=20pF 2.1k
2MHz crystal 4.2k

XOSCPWR=0,
FRQRANGE=1, 8MHz crystal 250
CL=20pF
9MHz crystal 195
8MHz crystal 360

XOSCPWR=0,
CL=20pF
12MHz crystal 155
9MHz crystal 365

XOSCPWR=0,
RQ Negative impedance (1) CL=20pF Ω
16MHz crystal 105
9MHz crystal 435

XOSCPWR=1,
CL=20pF
16MHz crystal 125
9MHz crystal 495

XOSCPWR=1,
CL=20pF
16MHz crystal 145
XOSCPWR=1, 12MHz crystal 305

FRQRANGE=2,
CL=20pF 16MHz crystal 160

FRQRANGE=3,
ESR SF = Safety factor min(RQ)/SF kΩ
Parasitic capacitance
CXTAL1 5.4 pF
XTAL1 pin
CXTAL2 7.1 pF
XTAL2 pin
CLOAD 3.07 pF
load
Note: 1. Numbers for negative impedance are not tested in production but guaranteed from design and characterization.

36.1.14.8 External 32.768kHz crystal oscillator and TOSC characteristics
Table 36-30. External 32.768kHz crystal oscillator and TOSC characteristics.
Recommended crystal equivalent Crystal load capacitance 6.5pF 60

ESR/R1 kΩ
series resistance (ESR) Crystal load capacitance 9.0pF 35
5.4
CTOSC1 Parasitic capacitance TOSC1 pin pF
Alternate TOSC location 4.0
7.1
capacitance load matched to

Recommended safety factor 3
crystal specification
Note: 1. See Figure 36-4 for definition.
Figure 36-4. TOSC input capacitance.
CL1 CL2
TOSC1 Device internal TOSC2

External
32.768kHz crystal
The parasitic capacitance between the TOSC pins is CL1 + CL2 in series as seen from the crystal when oscillating
without external capacitors.

36.1.15 SPI Characteristics
Figure 36-5. SPI timing requirements in master mode.
SS
tMOS tSCKR tSCKF
SCK
(CPOL = 0)
tSCKW
SCK
(CPOL = 1)
tSCKW
tMIS tMIH tSCK
MISO
MSB LSB
(Data input)
tMOH tMOH
MOSI
MSB LSB
(Data output)
Figure 36-6. SPI timing requirements in slave mode.
SS
tSSS tSCKR tSCKF

tSSH
SCK
(CPOL = 0)
tSSCKW
SCK
(CPOL = 1)
tSSCKW
tSIS tSIH tSSCK
MOSI
MSB LSB
(Data input)
tSOSSS tSOS tSOSSH
MISO
MSB LSB
(Data output)

Table 36-31. SPI timing characteristics and requirements.
(See Table 21-4 in

tSCK SCK period Master
XMEGA AU Manual)
tSCKW SCK high/low width Master 0.5*SCK
tSCKR SCK rise time Master 2.7
tSCKF SCK fall time Master 2.7
tMIS MISO setup to SCK Master 10
tMIH MISO hold after SCK Master 10
tMOS MOSI setup SCK Master 0.5*SCK
tMOH MOSI hold after SCK Master 1
tSSCK Slave SCK Period Slave 4*t ClkPER
tSSCKW SCK high/low width Slave 2*t ClkPER ns

tSSCKR SCK rise time Slave 1600
tSSCKF SCK fall time Slave 1600
tSIS MOSI setup to SCK Slave 3
tSIH MOSI hold after SCK Slave t ClkPER
tSSS SS setup to SCK Slave 21
tSSH SS hold after SCK Slave 20
tSOS MISO setup SCK Slave 8
tSOH MISO hold after SCK Slave 13
tSOSS MISO setup after SS low Slave 11
tSOSH MISO hold after SS high Slave 8
36.1.16 Two-Wire Interface Characteristics

Table 36-32 on page 92 describes the requirements for devices connected to the Two-Wire Interface Bus. The Atmel
AVR XMEGA Two-Wire Interface meets or exceeds these requirements under the noted conditions. Timing symbols
refer to Figure 36-7 on page 91.
Figure 36-7. Two-wire interface bus timing.
tof tHIGH
tLOW tr
SCL
tSU;STA tHD;DAT tSU;STO

tHD;STA tSU;DAT
SDA
tBUF

Table 36-32. Two-wire interface characteristics.
VIH Input high voltage 0.7*VCC VCC+0.5 V
VIL Input low voltage 0.5 0.3*VCC V
Vhys Hysteresis of Schmitt trigger inputs 0.05*VCC (1) V
VOL Output low voltage 3mA, sink current 0 0.4 V
tr Rise time for both SDA and SCL 20+0.1Cb (1)(2) 300 ns
tof Output fall time from VIHmin to VILmax 10pF < Cb < 400pF (2) 20+0.1Cb (1)(2) 250 ns
tSP Spikes suppressed by input filter 0 50 ns
II Input current for each I/O Pin 0.1VCC < VI < 0.9VCC -10 10 µA
CI Capacitance for each I/O Pin 10 pF
fSCL SCL clock frequency fPER (3)>max(10fSCL, 250kHz) 0 400 kHz
fSCL ≤ 100kHz 100ns

---------------
Cb
V CC – 0.4V
RP Value of pull-up resistor ---------------------------- Ω
fSCL > 100kHz 3mA 300ns
---------------
Cb
fSCL ≤ 100kHz 4.0

tHD;STA Hold time (repeated) START condition µs
fSCL > 100kHz 0.6
fSCL ≤ 100kHz 4.7

tLOW Low period of SCL clock µs
fSCL > 100kHz 1.3
fSCL ≤ 100kHz 4.0

tHIGH High period of SCL clock µs
fSCL > 100kHz 0.6
Set-up time for a repeated START fSCL ≤ 100kHz 4.7

tSU;STA µs
condition fSCL > 100kHz 0.6
fSCL ≤ 100kHz 0 3.45

tHD;DAT Data hold time µs
fSCL > 100kHz 0 0.9
fSCL ≤ 100kHz 250

tSU;DAT Data setup time ns
fSCL > 100kHz 100
fSCL ≤ 100kHz 4.0

tSU;STO Setup time for STOP condition µs
fSCL > 100kHz 0.6
Bus free time between a STOP and fSCL ≤ 100kHz 4.7

tBUF µs
START condition fSCL > 100kHz 1.3
Notes: 1. Required only for fSCL > 100kHz.
2. Cb = Capacitance of one bus line in pF.
3. fPER = Peripheral clock frequency.

36.2 ATxmega32A4U

device reliability.

VCC = 1.6V 0 12
VCC = 1.8V 0 12
VCC = 2.7V 0 32
VCC = 3.6V 0 32

Figure 36-8. Maximum Frequency vs. VCC.
MHz
32
Safe Operating Area

12
1.6 1.8 2.7 3.6 V

VCC = 1.8V 40
32kHz, Ext. Clk
VCC = 3.0V 80
VCC = 1.8V 230 µA

VCC = 3.0V 480
consumption(1)
VCC = 1.8V 430 600
2MHz, Ext. Clk
0.9 1.4
VCC = 3.0V mA
VCC = 1.8V 2.4

32kHz, Ext. Clk
VCC = 3.0V 3.9
VCC = 1.8V 62
VCC = 3.0V 118
consumption(1)
VCC = 1.8V 125 225
2MHz, Ext. Clk
240 350
VCC = 3.0V
ICC T = 25°C 0.1 1.0
T = 85°C VCC = 3.0V 1.2 4.5
T = 105°C 3.5 6.0
Power-down power WDT and sampled BOD enabled,

1.3 3.0 µA
WDT and sampled BOD enabled,

VCC = 3.0V 2.4 6.0
T = 85°C
WDT and sampled BOD enabled,

4.5 8.0
T = 105°C
RTC from ULP clock, WDT and VCC = 1.8V 1.2

sampled BOD enabled, T = 25°C VCC = 3.0V 1.3
µA
consumption(2) 32.768kHz TOSC, T = 25°C VCC = 3.0V 0.7 2.0
RTC from low power 32.768kHz VCC = 1.8V 0.8 3.0

TOSC, T = 25°C VCC = 3.0V 1.0 3.0
Current through RESET pin

Reset power consumption VCC = 3.0V 320
substracted

85
270

PLL 220 µA
Continuous mode 138

BOD µA
3.0

ADC mA

No load Low power mode 1.1
High speed mode 330

AC µA
Low power mode 130



standby, and extended standby µs

twakeup

µs

Figure 36-9. Wake-up time definition.
Wakeup time
Wakeup request
Clock output

IOH (1)/
IOL (2)
VCC = 2.7 - 3.6V 2.0 VCC+0.3
VCC = 1.6 - 2.0V 0.8*VCC VCC+0.3
VCC = 2.7- 3.6V -0.3 0.8
VCC = 1.6 - 2.0V -0.3 0.2*VCC
VCC = 3.0 - 3.6V IOH = -2mA 2.4 0.94*VCC
IOH = -1mA 2.0 0.96*VCC

VCC = 2.3 - 2.7V
IOH = -2mA 1.7 0.92*VCC
VCC = 3.3V IOH = -8mA 2.6 2.9
VCC = 3.0V IOH = -6mA 2.1 2.6
VCC = 1.8V IOH = -2mA 1.4 1.6
VCC = 3.0 - 3.6V IOL = 2mA 0.05*VCC 0.4
IOL = 1mA 0.03*VCC 0.4

VCC = 2.3 - 2.7V
IOL = 2mA 0.06*VCC 0.7
VCC = 3.3V IOL = 15mA 0.4 0.76
VCC = 3.0V IOL = 10mA 0.3 0.64
VCC = 1.8V IOL = 5mA 0.2 0.46
4.0

VREF Reference voltage 1 AVCC- 0.6 V
∆V Fixed offset voltage 190 LSB

100 2000
ClkADC ADC clock frequency frequency kHz


ClkADC
cycles

ADC settling time

VCC-1.0V < VREF< VCC-0.6V ±1.2 ±2.0

500ksps
All VREF ±1.5 ±3.0
INL(1) Integral non-linearity lsb
VCC-1.0V < VREF< VCC-0.6V ±1.0 ±2.0
2000ksps
All VREF ±1.5 ±3.0
DNL(1) Differential non-linearity guaranteed monotonic <±0.8 <±1.0 lsb
-1.0 mV
External reference -1.0
mV
mode AVCC/2.0 8.0
Gain error
Bandgap ±5.0

Noise 0.4
ClkADC
cycles
All gain
INL (1) Integral non-linearity 500ksps ±1.5 ±4.0 lsb
settings


Offset error,
8x gain, normal mode -5.0 mV
input referred

VCC = 3.6V mV
Ext. VREF rms
Minimum Resistance load 1.0 kΩ
100 pF

Safe operation 10


VCC = 1.6V ±2.0 ±3.0

VREF= Ext 1.0V
VCC = 3.6V ±1.5 ±2.5
VCC = 1.6V ±2.0 ±4.0

VCC = 3.6V ±1.5 ±4.0
VCC = 1.6V ±5.0

VREF=INT1V
VCC = 3.6V ±5.0
VCC = 1.6V ±1.5 3.0

VREF=Ext 1.0V
VCC = 3.6V ±0.6 1.5
VCC = 1.6V ±1.0 3.5

VCC = 3.6V ±0.6 1.5
VCC = 1.6V ±4.5

VREF=INT1V
VCC = 3.6V ±4.5


Ilk Input leakage current <1 nA

mode = HS 30
mode = LP 60
VCC = 3.0V, T= 85°C mode = HS 30 90
mode = HS 30
VCC = 3.0V, T= 85°C mode = LP 130 500
mode = LP 130

Startup time µs


VBOT V
Continuous mode 0.4

Sampled mode 1000
VCC = 2.7 - 3.6V 0.60*VCC

VCC = 1.6 - 2.7V 0.60*VCC
VRST V
VCC = 2.7 - 3.6V 0.50*VCC
VCC = 1.6 - 2.7V 0.40*VCC

VPOT+ POR threshold voltage rising VCC 1.3 1.59 V


25°C 10K
105°C 2K
Flash
25°C 100
105°C 10
25°C 100K
105°C 30K
EEPROM
25°C 100
105°C 10
Chip Erase 32KB Flash, EEPROM(2) and SRAM erase 50 ms
Page erase 4
Page erase 4




Accuracy -30 30 %

Symbo
VCC= 1.6 - 1.8V 20 48

VCC= 2.7 - 3.6V 20 128
Re-lock time 25 µs

tCH tCH
tCR tCF
VIH1
VIL1
tCL
tCK
VCC = 1.6 - 1.8V 0 12

VCC = 2.7 - 3.6V 0 32
VCC = 1.6 - 1.8V 83.3

tCK Clock Period ns
VCC = 2.7 - 3.6V 31.5
VCC = 1.6 - 1.8V 30.0

VCC = 2.7 - 3.6V 12.5
VCC = 1.6 - 1.8V 30.0

VCC = 2.7 - 3.6V 12.5
VCC = 1.6 - 1.8V 10

VCC = 2.7 - 3.6V 3
VCC = 1.6 - 1.8V 10

VCC = 2.7 - 3.6V 3


VCC = 1.6 - 1.8V 0 90

VCC = 2.7 - 3.6V 0 142
VCC = 1.6 - 1.8V 11

tCK Clock Period ns
VCC = 2.7 - 3.6V 7
VCC = 1.6 - 1.8V 4.5

VCC = 2.7 - 3.6V 2.4
VCC = 1.6 - 1.8V 4.5

VCC = 2.7 - 3.6V 2.4
VCC = 1.6 - 1.8V 1.5

VCC = 2.7 - 3.6V 1.0
VCC = 1.6 - 1.8V 1.5

VCC = 2.7 - 3.6V 1.0

FRQRANGE=0 <10
XOSCPWR=0
Cycle to cycle jitter FRQRANGE=1, 2, or 3 <1 ns
XOSCPWR=1 <1
FRQRANGE=0 <6
XOSCPWR=0
XOSCPWR=1 <0.5
FRQRANGE=0 <0.1

Frequency error %
XOSCPWR=1 <0.005
FRQRANGE=0 40
Duty cycle %
FRQRANGE=2 or 3 45
XOSCPWR=1 48

0.4MHz resonator,
2.4k
CL=100pF
XOSCPWR=0,
2MHz crystal 4.2k

XOSCPWR=0,
CL=20pF
9MHz crystal 195
8MHz crystal 360

XOSCPWR=0,
CL=20pF
12MHz crystal 155
9MHz crystal 365

XOSCPWR=0,
Negative FRQRANGE=3, 12MHz crystal 200
RQ
CL=20pF Ω
impedance (1)
16MHz crystal 105
9MHz crystal 435

XOSCPWR=1,
CL=20pF
16MHz crystal 125
9MHz crystal 495

XOSCPWR=1,
CL=20pF
16MHz crystal 145

FRQRANGE=2,

FRQRANGE=3,
Parasitic
CXTAL1 capacitance XTAL1 5.4 pF
pin
Parasitic
CXTAL2 capacitance XTAL2 7.1 pF
pin
Parasitic
CLOAD 3.07 pF
capacitance load


ESR/R1 kΩ
5.4
7.1

Recommended safety factor 3.0
Figure 36-11.TOSC input capacitance.
CL1 CL2

External
32.768kHz crystal

SS
tMOS tSCKR tSCKF
SCK
(CPOL = 0)
tSCKW
SCK
(CPOL = 1)
tSCKW
tMIS tMIH tSCK
MISO
MSB LSB
(Data input)
tMOH tMOH
MOSI
MSB LSB
(Data output)
SS
tSSS tSCKR tSCKF

tSSH
SCK
(CPOL = 0)
tSSCKW
SCK
(CPOL = 1)
tSSCKW
tSIS tSIH tSSCK
MOSI
MSB LSB
(Data input)
tSOSSS tSOS tSOSSH
MISO
MSB LSB
(Data output)

(See Table 21-4 in

XMEGA AU Manual)
tSCKW SCK high/low width Master 0.5×SCK
tMOS MOSI setup SCK Master 0.5×SCK
tMOH MOSI hold after SCK Master 1.0
tSSCK Slave SCK Period Slave 4×t ClkPER
tSSCKW SCK high/low width Slave 2×t ClkPER ns

tSIS MOSI setup to SCK Slave 3.0
tSOS MISO setup SCK Slave 8.0
tSOSH MISO hold after SS high Slave 8.0

Table 36-64 describes the requirements for devices connected to the Two-Wire Interface Bus. The Atmel AVR
XMEGA Two-Wire Interface meets or exceeds these requirements under the noted conditions. Timing symbols refer
to Figure 36-14.
tof tHIGH
tLOW tr
SCL

tHD;STA tSU;DAT
SDA
tBUF
VIH Input high voltage 0.7VCC VCC+0.5 V
VIL Input low voltage 0.5 0.3×VCC V
Vhys Hysteresis of Schmitt trigger inputs 0.05VCC (1) V
tSP Spikes suppressed by Input filter 0 50 ns
II Input current for each I/O Pin 0.1VCC < VI < 0.9VCC -10 10 µA

---------------
Cb
V CC – 0.4V
---------------
Cb
fSCL ≤ 100kHz 4.0

fSCL > 100kHz 0.6
fSCL ≤ 100kHz 4.7

tLOW Low period of SCL Clock µs
fSCL > 100kHz 1.3
fSCL ≤ 100kHz 4.0

tHIGH High period of SCL Clock µs
fSCL > 100kHz 0.6

tSU;STA µs

fSCL ≤ 100kHz 0 3.45

fSCL > 100kHz 0 0.9
fSCL ≤ 100kHz 250

fSCL > 100kHz 100
fSCL ≤ 100kHz 4.0

fSCL > 100kHz 0.6

tBUF µs

36.3 ATxmega64A4U

device reliability.
VCC Power supply voltage -0.3 4.0 V

VCC = 1.6V 0 12
VCC = 1.8V 0 12
VCC = 2.7V 0 32
VCC = 3.6V 0 32

Figure 36-15.Maximum Frequency vs. VCC.
MHz
32
Safe Operating Area

12
1.6 1.8 2.7 3.6 V

VCC = 1.8V 52
32kHz, Ext. Clk
VCC = 3.0V 132
VCC = 1.8V 223 µA

VCC = 3.0V 476
consumption (1)
VCC = 1.8V 400 600
2MHz, Ext. Clk
0.8 1.4
VCC = 3.0V mA
VCC = 1.8V 2.4

32kHz, Ext. Clk
VCC = 3.0V 3.5
VCC = 1.8V 57
VCC = 3.0V 110
consumption (1)
VCC = 1.8V 115 225
2MHz, Ext. Clk
216 350
VCC = 3.0V
ICC T = 25°C 0.1 1.0
T = 85°C VCC = 3.0V 1.2 4.5
T = 105°C 2.4 6.0

1.4 3.0 µA

VCC = 3.0V 2.4 6.0
T = 85°C

3.5 8.0
T = 105°C

µA
RTC from low power 32.768kHz TOSC, VCC = 1.8V 0.8 3.0
T = 25°C VCC = 3.0V 1.0 3.0
Reset power consumption Current through RESET pin substracted VCC = 3.0V 140

85
300

PLL 320 µA
Continuous mode 138

BOD µA
3.0

ADC mA

High speed mode 330

AC µA
Low pPower mode 130
DMA 615KBps between I/O registers and SRAM 108 µA
Flash memory and EEPROM programming 8.0 mA




twakeup

µs

Figure 36-16.Wake-up time definition.
Wakeup time
Wakeup request
Clock output

IOH (1)/
IOL (2)
VCC = 2.7- 3.6V 2.0 VCC+0.3
VCC = 1.6 - 2.0V 0.8*VCC VCC+0.3
VCC = 2.7- 3.6V -0.3 0.8
VCC = 1.6 - 2.0V -0.3 0.2*VCC
VCC = 3.0 - 3.6V IOH = -2mA 2.4 0.94*VCC
IOH = -1mA 2.0 0.96*VCC

VCC = 2.3 - 2.7V
IOH = -2mA 1.7 0.92*VCC
VCC = 3.3V IOH = -8mA 2.6 2.9
VCC = 3.0V IOH = -6mA 2.1 2.6
VCC = 1.8V IOH = -2mA 1.4 1.6
VCC = 3.0 - 3.6V IOL = 2mA 0.02*VCC 0.4
IOL = 1mA 0.01*VCC 0.4

VCC = 2.3 - 2.7V
IOL = 2mA 0.02*VCC 0.7
VCC = 3.3V IOL = 15mA 0.4 0.76
VCC = 3.0V IOL = 10mA 0.3 0.64
VCC = 1.8V IOL = 5mA 0.2 0.46
T = 25°C <0.01 0.1

IIN Input leakage current XOSC and µA
<0.02 1.1
TOSC pins
4.0

VREF Reference voltage 1.0 AVCC- 0.6 V
∆V Fixed offset voltage 190 lsb

100 2000
ClkADC ADC clock frequency frequency kHz


ClkADC
cycles

ADC settling time

VCC-1.0V < VREF< VCC-0.6V ±1.2 ±2

500ksps
All VREF ±1.5 ±3
INL (1) Integral non-linearity lsb
VCC-1.0V < VREF< VCC-0.6V ±1.0 ±2
2000ksps
All VREF ±1.5 ±3
DNL (1) Differential non-linearity guaranteed monotonic <±0.8 <±1 lsb
-1 mV
External reference -1
mV
mode AVCC/2.0 8
Gain error
Bandgap ±5

Noise 0.4
ClkADC
cycles
All gain
INL (1) Integral non-linearity 500ksps ±1.5 ±4.0 lsb
settings


Offset error,
8x gain, normal mode -5 mV
input referred

VCC = 3.6V mV
Ext. VREF rms
Minimum resistance load 1.0 kΩ
100 pF

Safe operation 10


VCC = 1.6V ±2.0 ±3.0

VREF= Ext 1.0V
VCC = 3.6V ±1.5 ±2.5
VCC = 1.6V ±2.0 ±4.0

VCC = 3.6V ±1.5 ±4.0
VCC = 1.6V ±5.0

VREF=INT1V
VCC = 3.6V ±5.0
VCC = 1.6V ±1.5 3.0

VREF=Ext 1.0V
VCC = 3.6V ±0.6 1.5
VCC = 1.6V ±1.0 3.5

VCC = 3.6V ±0.6 1.5
VCC = 1.6V ±4.5

VREF=INT1V
VCC = 3.6V ±4.5



mode = HS 35
mode = LP 60
VCC = 3.0V, T= 85°C mode = HS 30 90
mode = HS 30
VCC = 3.0V, T= 85°C mode = LP 130 500
mode = LP 130

Startup time µs
INT1V Internal 1.00V reference T= 85°C, after calibration 0.99 1 1.01 V


VBOT V
Continuous mode 0.4

Sampled mode 1000
VCC = 2.7 - 3.6V 0.60×VCC

VCC = 1.6 - 2.7V 0.60×VCC
VRST V
VCC = 2.7 - 3.6V 0.50×VCC
VCC = 1.6 - 2.7V 0.40×VCC

VPOT+ POR threshold voltage rising VCC 1.3 1.59


25°C 10K
105°C 2K
Flash
25°C 100
105°C 10
25°C 100K
105°C 30K
EEPROM
25°C 100
105°C 10

(2)
Chip Erase 64KB Flash, EEPROM and SRAM Erase 55 ms
Page erase 4
Page erase 4





Factory calibrated frequency 32 kHz
Factory calibrated accuracy T = 85°C, VCC = 3.0V -12 12 %
Accuracy -30 30 %
Symbo
VCC= 1.6 - 1.8V 20 48

VCC= 2.7 - 3.6V 20 128
Re-lock time 25 µs

tCH tCH
tCR tCF
VIH1
VIL1
tCL
tCK
VCC = 1.6 - 1.8V 0 12

VCC = 2.7 - 3.6V 0 32
VCC = 1.6 - 1.8V 83.3

tCK Clock Period ns
VCC = 2.7 - 3.6V 31.5
VCC = 1.6 - 1.8V 30.0

VCC = 2.7 - 3.6V 12.5

VCC = 1.6 - 1.8V 30.0

VCC = 2.7 - 3.6V 12.5
VCC = 1.6 - 1.8V 10

VCC = 2.7 - 3.6V 3
VCC = 1.6 - 1.8V 10

VCC = 2.7 - 3.6V 3

VCC = 1.6 - 1.8V 0 90

VCC = 2.7 - 3.6V 0 142
VCC = 1.6 - 1.8V 11

tCK Clock Period ns
VCC = 2.7 - 3.6V 7
VCC = 1.6 - 1.8V 4.5

VCC = 2.7 - 3.6V 2.4
VCC = 1.6 - 1.8V 4.5

VCC = 2.7 - 3.6V 2.4
VCC = 1.6 - 1.8V 1.5

VCC = 2.7 - 3.6V 1.0
VCC = 1.6 - 1.8V 1.5 ns

tCF Fall Time (for maximum frequency)
VCC = 2.7 - 3.6V 1.0
FRQRANGE=0 <10
XOSCPWR=0
XOSCPWR=1 <1

FRQRANGE=0 <6
XOSCPWR=0
XOSCPWR=1 <0.5
FRQRANGE=0 <0.1

Frequency error %
XOSCPWR=1 <0.005
FRQRANGE=0 40
Duty cycle %
FRQRANGE=2 or 3 45
XOSCPWR=1 48
0.4MHz resonator,
2.4k
CL=100pF
XOSCPWR=0,
2MHz crystal 4.2k

XOSCPWR=0,
CL=20pF
9MHz crystal 195
8MHz crystal 360

XOSCPWR=0,
CL=20pF
12MHz crystal 155
9MHz crystal 365

XOSCPWR=0,
16MHz crystal 105
9MHz crystal 435

XOSCPWR=1,
CL=20pF
16MHz crystal 125
9MHz crystal 495

XOSCPWR=1,
CL=20pF
16MHz crystal 145

FRQRANGE=2,

FRQRANGE=3,

CXTAL1 5.60 pF
XTAL1 pin
CXTAL2 7.62 pF
XTAL2 pin
CLOAD 3.23 pF
load
Note: 1. Numbers for negative impedance are not tested in production but guaranteed from design and characterization

ESR/R1 kΩ
5.4 pF
CTOSC1 Parasitic capacitance TOSC1 pin
7.1 pF
CTOSC2 Parasitic capacitance TOSC2 pin

CL1 CL2

External
32.768kHz crystal

Figure 36-19.SPI timing requirements in master mode.
SS
tMOS tSCKR tSCKF
SCK
(CPOL = 0)
tSCKW
SCK
(CPOL = 1)
tSCKW
tMIS tMIH tSCK
MISO
MSB LSB
(Data input)
tMOH tMOH
MOSI
MSB LSB
(Data output)
Figure 36-20.SPI timing requirements in slave mode.
SS
tSSS tSCKR tSCKF

tSSH
SCK
(CPOL = 0)
tSSCKW
SCK
(CPOL = 1)
tSSCKW
tSIS tSIH tSSCK
MOSI
MSB LSB
(Data input)
tSOSSS tSOS tSOSSH
MISO
MSB LSB
(Data output)

(See Table 21-4 in

XMEGA AU Manual)
tSCKW SCK high/low width Master 0.5*SCK
tMOS MOSI setup SCK Master 0.5*SCK
tMOH MOSI hold after SCK Master 1.0
tSSCK Slave SCK Period Slave 4*t ClkPER
tSSCKW SCK high/low width Slave 2*t ClkPER ns

tSIS MOSI setup to SCK Slave 3.0
tSIH MOSI hold after SCK Slave tPER
tSOS MISO setup SCK Slave 8.0
tSOH MISO hold after SCK Slave 13.0
tSOSS MISO setup after SS low Slave 11.0
tSOSH MISO hold after SS high Slave 8.0

to Figure 36-21.
Figure 36-21.Two-wire interface bus timing.
tof tHIGH
tLOW tr
SCL

tHD;STA tSU;DAT
SDA
tBUF
VIH Input high voltage 0.7*VCC VCC+0.5 V
VIL Input low voltage -0.5 0.3*VCC V
Vhys Hysteresis of Schmitt trigger inputs 0.05*VCC (1) 0 V
tSP Spikes suppressed by input filter 0 50 ns
II Input current for each I/O pin 0.1VCC < VI < 0.9VCC -10 10 µA
CI Capacitance for each I/O pin 0 10 pF

---------------
Cb
V CC – 0.4V
---------------
Cb
fSCL ≤ 100kHz 4.0

fSCL > 100kHz 0.6
fSCL ≤ 100kHz 4.7

tLOW Low period of SCL clock µs
fSCL > 100kHz 1.3
fSCL ≤ 100kHz 4.0

tHIGH High period of SCL clock µs
fSCL > 100kHz 0.6

tSU;STA µs

fSCL ≤ 100kHz 0 3.45

fSCL > 100kHz 0 0.9
fSCL ≤ 100kHz 250

fSCL > 100kHz 100
fSCL ≤ 100kHz 4.0

fSCL > 100kHz 0.6

tBUF µs

36.4 ATxmega128A4U

device reliability.

VCC = 1.6V 0 12
VCC = 1.8V 0 12
VCC = 2.7V 0 32
VCC = 3.6V 0 32

Figure 36-22.Maximum Frequency vs. VCC.
MHz
32
Safe Operating Area

12
1.6 1.8 2.7 3.6 V

Table 36-100.Current consumption for Active mode and sleep modes.
VCC = 1.8V 55
32kHz, Ext. Clk
VCC = 3.0V 135
VCC = 1.8V 255 µA

VCC = 3.0V 535
consumption (1)
VCC = 1.8V 460 600
2MHz, Ext. Clk
1.0 1.4
VCC = 3.0V mA
VCC = 1.8V 2.9

32kHz, Ext. Clk
VCC = 3.0V 3.9
VCC = 1.8V 62
VCC = 3.0V 118
consumption (1)
VCC = 1.8V 125 225
2MHz, Ext. Clk
240 350
VCC = 3.0V
ICC T = 25°C 0.1 1.0

VCC = 3.0V
T = 85°C 1.5 4.5
T = 105°C 0.1 8.6

µA
1.4 3.0
VCC = 3.0V
2.8 6.0
T = 85°C

1.4 8.8
T = 105°C

µA
RTC from low power 32.768kHz VCC = 1.8V 0.8 3.0

TOSC, T = 25°C VCC = 3.0V 1.0 3.0
Current through RESET pin

Reset power consumption VCC = 3.0V 300 µA
substracted

Table 36-101.Current consumption for modules and peripherals.
85
270

PLL 320 µA
Continuous mode 138

BOD µA
3.0 mA

ADC

High speed mode 330

AC µA
Low power mode 130




twakeup

µs

Figure 36-23.Wake-up time definition.
Wakeup time
Wakeup request
Clock output

Table 36-103.I/O pin characteristics.
IOH (1)/
IOL (2)
VCC = 2.7 - 3.6V 2.0 VCC+0.3
VCC = 1.6 - 2.0V 0.8*VCC VCC+0.3
VCC = 2.7- 3.6V -0.3 0.8
VCC = 1.6 - 2.0V -0.3 0.2*VCC
VCC = 3.0 - 3.6V IOH = -2mA 2.4 0.94*VCC
IOH = -1mA 2.0 0.96*VCC

VCC = 2.3 - 2.7V
IOH = -2mA 1.7 0.92*VCC
VCC = 3.3V IOH = -8mA 2.6 2.9
VCC = 3.0V IOH = -6mA 2.1 2.6
VCC = 1.8V IOH = -2mA 1.4 1.6
VCC = 3.0 - 3.6V IOL = 2mA 0.05 0.4
IOL = 1mA 0.03 0.4

VCC = 2.3 - 2.7V
IOL = 2mA 0.06 0.7
VCC = 3.3V IOL = 15mA 0.4 0.76
VCC = 3.0V IOL = 10mA 0.3 0.64
VCC = 1.8V IOL = 5mA 0.2 0.46
4.0

Table 36-104.Power supply, reference and input range.
VREF Reference voltage 1 AVCC- 0.6 V
∆V Fixed offset voltage 190 lsb
Table 36-105.Clock and timing.
Maximum is 1/4 of Peripheral clock

100 2000
ClkADC ADC Clock frequency frequency kHz


ClkADC
cycles

ADC settling time

VCC-1.0V < VREF< VCC-0.6V ±1.2 ±2 lsb

500ksps
All VREF ±1.5 ±3
INL (1) Integral non-linearity
VCC-1.0V < VREF< VCC-0.6V ±1.0 ±2
2000ksps
All VREF ±1.5 ±3
DNL (1) Differential non-linearity guaranteed monotonic <±0.8 <±1 lsb
-1.0 mV
External reference -1
mV
mode AVCC/2.0 8.0
Gain error
Bandgap ±5

Noise 0.4
ClkADC
cycles
All gain
INL (1) Integral Non-Linearity 500ksps ±1.5 ±4.0 lsb
settings


Offset error,
8x gain, normal mode -5.0 mV
input referred

VCC = 3.6V mV
Ext. VREF rms
AVCC Analog supply voltage VCC- 0.3 VCC+ 0.3
Minimum Resistance load 1 kΩ
100 pF
1000Ω serial resistance 1 nF

Safe operation 10


Table 36-110.Accuracy characteristics.
VCC = 1.6V ±2.0 ±3.0

VREF= Ext 1.0V
VCC = 3.6V ±1.5 ±2.5
VCC = 1.6V ±2.0 ±4.0

VCC = 3.6V ±1.5 ±4.0
VCC = 1.6V ±5.0

VREF=INT1V
VCC = 3.6V ±5.0
VCC = 1.6V ±1.5 3.0

VREF=Ext 1.0V
VCC = 3.6V ±0.6 1.5
VCC = 1.6V ±1.0 3.5

VCC = 3.6V ±0.6 1.5
VCC = 1.6V ±4.5

VREF=INT1V
VCC = 3.6V ±4.5



mode = HS 30
mode = LP 60
VCC = 3.0V, T= 85°C mode = HS 30 90
mode = HS 30
VCC = 3.0V, T= 85°C mode = LP 130 500
mode = LP 130

Startup time µs


VBOT V
Continuous mode 0.4

Sampled mode 1000
VCC = 2.7 - 3.6V 0.60×VCC

VCC = 1.6 - 2.7V 0.60×VCC
VRST V
VCC = 2.7 - 3.6V 0.50×VCC
VCC = 1.6 - 2.7V 0.40×VCC

VPOT+ POR threshold voltage rising VCC 1.3 1.59 mV


25°C 10K
105°C 2K
Flash
25°C 100
105°C 10
25°C 100K
105°C 30K
EEPROM
25°C 100
105°C 10
Chip Erase 128KB Flash, EEPROM(2) and SRAM Erase 75 ms
Page erase 4
Page erase 4




Accuracy -30 30 %

Symbo
VCC= 1.6 - 1.8V 20 48

VCC= 2.7 - 3.6V 20 128
Re-lock time 25 µs

tCH tCH
tCR tCF
VIH1
VIL1
tCL
tCK
Table 36-123.External clock used as system clock without prescaling.
VCC = 1.6 - 1.8V 0 12

VCC = 2.7 - 3.6V 0 32
VCC = 1.6 - 1.8V 83.3

tCK Clock Period ns
VCC = 2.7 - 3.6V 31.5
VCC = 1.6 - 1.8V 30.0

VCC = 2.7 - 3.6V 12.5
VCC = 1.6 - 1.8V 30.0

VCC = 2.7 - 3.6V 12.5
VCC = 1.6 - 1.8V 10

VCC = 2.7 - 3.6V 3
VCC = 1.6 - 1.8V 10

VCC = 2.7 - 3.6V 3


VCC = 1.6 - 1.8V 0 90

VCC = 2.7 - 3.6V 0 142
VCC = 1.6 - 1.8V 11

tCK Clock Period ns
VCC = 2.7 - 3.6V 7
VCC = 1.6 - 1.8V 4.5

VCC = 2.7 - 3.6V 2.4
VCC = 1.6 - 1.8V 4.5

VCC = 2.7 - 3.6V 2.4
VCC = 1.6 - 1.8V 1.5

VCC = 2.7 - 3.6V 1.0
VCC = 1.6 - 1.8V 1.5

VCC = 2.7 - 3.6V 1.0
FRQRANGE=0 <10
XOSCPWR=0
XOSCPWR=1 <1
FRQRANGE=0 <6
XOSCPWR=0
XOSCPWR=1 <0.5
FRQRANGE=0 <0.1

Frequency error %
XOSCPWR=1 <0.005

FRQRANGE=0 40
Duty cycle %
FRQRANGE=2 or 3 45
XOSCPWR=1 48
0.4MHz resonator,
2.4k
CL=100pF
XOSCPWR=0,
2MHz crystal 4.2k

XOSCPWR=0,
CL=20pF
9MHz crystal 195
8MHz crystal 360

XOSCPWR=0,
CL=20pF
12MHz crystal 155
9MHz crystal 365

XOSCPWR=0,
16MHz crystal 105
9MHz crystal 435

XOSCPWR=1,
CL=20pF
16MHz crystal 125
9MHz crystal 495

XOSCPWR=1,
CL=20pF
16MHz crystal 145

FRQRANGE=2,

FRQRANGE=3,
CXTAL1 5.45 pF
XTAL1 pin
CXTAL2 7.51 pF
XTAL2 pin
CLOAD 3.16 pF
load


ESR/R1 kΩ
5.4
7.1

CL1 CL2

External
32.768kHz crystal

SS
tMOS tSCKR tSCKF
SCK
(CPOL = 0)
tSCKW
SCK
(CPOL = 1)
tSCKW
tMIS tMIH tSCK
MISO
MSB LSB
(Data input)
tMOH tMOH
MOSI
MSB LSB
(Data output)
SS
tSSS tSCKR tSCKF

tSSH
SCK
(CPOL = 0)
tSSCKW
SCK
(CPOL = 1)
tSSCKW
tSIS tSIH tSSCK
MOSI
MSB LSB
(Data input)
tSOSSS tSOS tSOSSH
MISO
MSB LSB
(Data output)

(See Table 21-4 in

tSCK SCK Period Master
XMEGA AU Manual)
tSCKW SCK high/low width Master 0.5×SCK
tSCKR SCK Rise time Master 2.7
tSCKF SCK Fall time Master 2.7
tMOS MOSI setup SCK Master 0.5×SCK
tMOH MOSI hold after SCK Master 1
tSSCK Slave SCK Period Slave 4×t ClkPER
tSSCKW SCK high/low width Slave 2×t ClkPER ns

tSSCKR SCK Rise time Slave 1600
tSSCKF SCK Fall time Slave 1600
tSIS MOSI setup to SCK Slave 3
tSOS MISO setup SCK Slave 8
tSOSH MISO hold after SS high Slave 8

to Figure 36-28.
tof tHIGH
tLOW tr
SCL

tHD;STA tSU;DAT
SDA
tBUF
VIH Input High Voltage 0.7VCC VCC+0.5 V
VIL Input Low Voltage 0.5 0.3×VCC V
Vhys Hysteresis of Schmitt Trigger Inputs 0.05VCC (1) V
VOL Output Low Voltage 3mA, sink current 0 0.4 V
tr Rise Time for both SDA and SCL 20+0.1Cb (1)(2) 300 ns
tof Output Fall Time from VIHmin to VILmax 10pF < Cb < 400pF (2) 20+0.1Cb (1)(2) 250 ns
tSP Spikes Suppressed by Input Filter 0 50 ns
II Input Current for each I/O Pin 0.1VCC < VI < 0.9VCC -10 10 µA
fSCL SCL Clock Frequency fPER (3)>max(10fSCL, 250kHz) 0 400 kHz

---------------
Cb
V CC – 0.4V
RP Value of Pull-up resistor ---------------------------- Ω
---------------
Cb
fSCL ≤ 100kHz 4.0

tHD;STA Hold Time (repeated) START condition µs
fSCL > 100kHz 0.6
fSCL ≤ 100kHz 4.7

tLOW Low Period of SCL Clock µs
fSCL > 100kHz 1.3
fSCL ≤ 100kHz 4.0

tHIGH High Period of SCL Clock µs
fSCL > 100kHz 0.6

tSU;STA µs

fSCL ≤ 100kHz 0 3.45

fSCL > 100kHz 0 0.9
fSCL ≤ 100kHz 250

fSCL > 100kHz 100
fSCL ≤ 100kHz 4.0

fSCL > 100kHz 0.6

tBUF µs

37. Typical Characteristics
37.1 ATxmega16A4U
37.1.1.1 Active mode supply current
Figure 37-1. Active supply current vs. frequency.

fSYS = 0 - 1MHz external clock, T = 25°C.
600
540 3.3V
480 3.0V
420 2.7V
360
ICC [ µA]
300 2.2V
240 1.8V
180
120
60
0
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
Frequency [MHz]

12
3.3V
10
3.0V
8 2.7V
ICC [mA]
2.2V
4
2 1.8V
0
0 4 8 12 16 20 24 28 32
Frequency [MHz]

Figure 37-3. Active mode supply current vs. VCC.
fSYS = 32.768kHz internal oscillator.
270 -40 °C
250
230
25 °C
210
190 85 °C
105 °C
ICC [uA]
170
150
130
110
90
70
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

fSYS = 1MHz external clock.
800
-40 °C
700 25 °C
85 °C
105 °C
600
ICC [uA]
500
400
300
200
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

fSYS = 2MHz internal oscillator.
1600
-40 °C
1400
25 °C
85 °C
1200 105 °C
ICC [uA]
1000
800
600
400
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

fSYS = 32MHz internal oscillator prescaled to 8MHz.
5900
-40 °C
5400
25 °C
4900 85 °C
105 °C
4400
3900
ICC [uA]
3400
2900
2400
1900
1400
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

5650
-40 °C
5425
5200 25 °C
4975 85 °C
4750 105 °C
ICC [uA]
4525
4300
4075
3850
3625
3400
2.7 2.8 2.9 3 3.1 3.2 3.3 3.4 3.5 3.6
VCC [V]
37.1.1.2 Idle mode supply current
Figure 37-8. Idle mode supply current vs. frequency.

140
3.3V
120 3.0V
100 2.7V
80 2.2V
I CC [µA]
60 1.8V
40
20
0
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
Frequency [MHz]

4.5
3.3V
4.0
3.0V
3.5
2.7V
3.0
I CC [mA]
2.5
2.0
1.5 2.2V
1.0
1.8V
0.5
0
0 4 8 12 16 20 24 28 32
Frequency [MHz]
Figure 37-10. Idle mode supply current vs. VCC.

35
105 °C
34
33 -40 °C
32 85 °C
25 °C
31
ICC [uA]
30
29
28
27
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

158 105 °C
85 °C
146 25 °C
134 -40 °C
122
110
ICC [uA]
98
86
74
62
50
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

410 -40 °C
385 25 °C
85 °C
360 105 °C
335
310
ICC [uA]
285
260
235
210
185
160
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

2000 -40 °C
25 °C
1800 85 °C
105 °C
1600
1400
ICC [uA]
1200
1000
800
600
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]
Figure 37-14. Idle mode current vs. VCC.

5650
-40 °C
5425
5200 25 °C
4975 85 °C
4750 105 °C
ICC [uA]
4525
4300
4075
3850
3625
3400
2.7 2.8 2.9 3 3.1 3.2 3.3 3.4 3.5 3.6
VCC [V]

37.1.1.3 Power-down mode supply current
Figure 37-15. Power-down mode supply current vs. temperature.

All functions disabled.
3.50
3.6 V
3.00
3.0 V
2.50 2.7 V
2.2 V
1.8 V
2.00 1.6 V
ICC [uA]
1.50
1.00
0.50
0.00
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]
Figure 37-16. Power-down mode supply current vs. VCC.

3.6
3.2 105 °C
2.8
2.4
ICC [uA]
2.0
1.6
1.2 85 °C
0.8
0.4
25 °C
0.0 - 40 °C
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

Watchdog and sampled BOD enabled.
5.1
105 °C
4.6
4.1
3.6
ICC [µA]
3.1
2.6 85 °C
2.1
1.6 25 °C
-40 °C
1.1
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]
37.1.1.4 Power-save mode supply current
Figure 37-18. Power-save mode supply current vs.VCC.

Real Time Counter enabled and running from 1.024kHz output of 32.768kHz TOSC.
0.9
0.8 Normal mode
0.7
0.6
Low-power mode
ICC [µA]
0.5
0.4
0.3
0.2
0.1
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
V CC [V]

37.1.1.5 Standby mode supply current
Figure 37-19. Standby supply current vs. VCC.

Standby, fSYS = 1MHz.
12.5
11.5 105 °C
10.5
9.5
85 °C
8.5
25 °C
ICC [uA]
7.5 -40 °C
6.5
5.5
4.5
3.5
2.5
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

25°C, running from different crystal oscillators.
480
16MHz
440 12MHz
400
360
ICC [µA]
320 8MHz
2MHz
280
240 0.454MHz
200
160
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC[V]

37.1.2.1 Pull-up
Figure 37-21. I/O pin pull-up resistor current vs. input voltage.
VCC = 1.8V.
72
64
56
48
40
I [µA]
32
24
- 40 °C
16 25 °C
85 °C
8
105 °C
0
0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8
VPIN [V]
VCC = 3.0V.
120
105
90
75
I [µA]
60
45
30 -40 °C
25 °C
15 85 °C
105 °C
0
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 2.7 3.0
VPIN [V]

VCC = 3.3V.
135
120
105
90
75
I [µA]
60
45
-40 °C
30 25 °C
15 85 °C
105 °C
0
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 2.7 3.0 3.3
VPIN [V]
37.1.2.2 Output Voltage vs. Sink/Source Current
Figure 37-24. I/O pin output voltage vs. source current.

VCC = 1.8V.
1.8
1.6
1.4
1.2
1.0
VPIN [V]
0.8
-40 °C 25 °C
0.6
0.4
85 °C 105 °C
0.2
0.0
-10 -9 -8 -7 -6 -5 -4 -3 -2 -1 0
IPIN [mA]

VCC = 3.0V.
3.0
2.7
2.4
2.1
1.8
VPIN [V]
1.5
1.2
- 40 °C
0.9
25 °C 85 °C
0.6
105 °C
0.3
0.0
-32 -28 -24 -20 -16 -12 -8 -4 0
IPIN [mA]

VCC = 3.3V.
3.3
3.0
2.7
2.4
2.1
VPIN [V]
1.8
-40 °C
1.5
1.2
25 °C
0.9
0.6
85 °C 105 °C
0.3
0.0
-32 -28 -24 -20 -16 -12 -8 -4 0
IPIN [mA]

4.0
3.5 3.6V
3.3V
3.0 3.0V
2.7V
2.5
VPIN [V]
2.3V
2.0
1.8V
1.5
1.0
0.5
-24 -21 -18 -15 -12 -9 -6 -3 0
IPIN [mA]
Figure 37-28. I/O pin output voltage vs. sink current.

VCC = 1.8V.
1.0
0.9 105 °C
85 °C
0.8
0.7
25 °C
0.6
-40 °C
VPIN [V]
0.5
0.4
0.3
0.2
0.1
0.0
0 2 4 6 8 10 12 14 16
IPIN [mA]

VCC = 3.0V.
0.7
105 °C
0.6 85 °C
25 °C
0.5
-40 °C
0.4
VPIN [V]
0.3
0.2
0.1
0.0
0 2 4 6 8 10 12 14 16 18 20
IPIN [mA]

VCC = 3.3V.
1.0 105 °C
0.9 85 °C
0.8 25 °C
-40 °C
0.7
0.6
VPIN [V]
0.5
0.4
0.3
0.2
0.1
0.0
0 4 8 12 16 20 24 28 32
IPIN [mA]
1.5
1.8V
1.2
2.3V
2.7V
0.9 3.0V
V PIN [V]
3.3V
3.6V
0.6
0.3
0
0 5 10 15 20 25 30
I PIN [mA]

37.1.2.3 Thresholds and Hysteresis
Figure 37-32. I/O pin input threshold voltage vs. VCC.

T = 25°C.
1.8
VIH
1.6
VIL
1.4
Vthreshold [V]
1.2
1.0
0.8
0.6
0.4
0.2
0.0
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
Vcc [V]

VIH I/O pin read as “1”.
1.8
-40 °C
1.7
25 °C
1.6 85 °C
105 °C
1.5
1.4
Vthreshold [V]
1.3
1.2
1.1
1.0
0.9
0.8
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

VIL I/O pin read as “0”.
1.75
-40 °C
1.60 25 °C
85 °C
1.45 105 °C
1.30
Vthreshold [V]
1.15
1.00
0.85
0.70
0.55
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]
Figure 37-35. I/O pin input hysteresis vs. VCC.
0.32
0.29
0.26
0.23
25 °C -40 °C
Vthreshold [V]
0.20
0.17
85 °C
0.14
0.11
105 °C
0.08
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

37.1.3 ADC Characteristics
Figure 37-36. INL error vs. external VREF.

T = 25°C, VCC = 3.6V, external reference.
1.8
1.7
1.6
Differential Signed
1.5
Single-ended Unsigned
1.4
INL [LSB]
1.3
1.2
1.1
1
0.9
Single-ended Signed
0.8
0.7
1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3
VREF [V]
Figure 37-37. INL error vs. sample rate.

T = 25°C, VCC = 3.6V, VREF = 3.0V external.
1.4
1.35
1.3
Differential Mode
1.25
INL [LSB]
1.2
1.15
1.1
1.05
Single-ended Signed
1
0.95
0.9
500 650 800 950 1100 1250 1400 1550 1700 1850 2000
ADC Sample Rate [kSPS]

Figure 37-38. INL error vs. input code
2.0
1.5
1.0
INL [LSB]
0.5
-0.5
-1.0
-1.5
-2.0
0 512 1024 1536 2048 2560 3072 3584 4096
ADC input code
Figure 37-39. DNL error vs. external VREF.

0.9
0.88
0.86
Differential Mode
0.84
DNL [LSB]
Single-ended Signed
0.82
0.8
0.78
0.76
0.74
0.72
1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3
VREF [V]

Figure 37-40. DNL error vs. sample rate.
0.9
0.89
Differential Signed
0.88
0.87
0.86
DNL [LSB]
0.85
Single-ended Signed
0.84
0.83
0.82
0.81
0.8
0.79
500 650 800 950 1100 1250 1400 1550 1700 1850 2000
Figure 37-41. DNL error vs. input code.
0.8
0.6
0.4
DNL [LSB]
0.2
-0.2
-0.4
-0.6
0 512 1024 1536 2048 2560 3072 3584 4096
ADC Input Code

Figure 37-42. Gain error vs. VREF.
T = 25°C, VCC = 3.6V, ADC sampling speed = 500ksps.
2 Single-ended Signed
1
Gain Error [mV]
Differential Mode
0
-1
-2
-3
-4
1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3
VREF [V]
Figure 37-43. Gain error vs. VCC.

T = 25°C, VREF = external 1.0V, ADC sampling speed = 500ksps.
2.2
1.9
Single-ended Signed
1.6
Gain Error [mV]
1.3
Differential Mode
1
0.7
0.4
0.1
-0.2
-0.5
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

Figure 37-44. Offset error vs. VREF.
-1
-1.1
-1.2
Offset Error [mV]
-1.3
-1.4
-1.5
Differential Mode
-1.6
-1.7
-1.8
-1.9
-2
1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3
VREF [V]
Figure 37-45. Gain error vs. temperature.

VCC = 3.0V, VREF = external 2.0V.
4
Single-ended signed mode
3
2
Gain Error [mV]
1
Dif f erential mode
0
-45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105
-1
-2
Single-ended unsigned mode
-3
-4
Temperature [ºC]

Figure 37-46. Offset error vs. VCC.
-0.3
-0.4
-0.5
Offset Error [mV]
-0.6
-0.7
Differential Signed
-0.8
-0.9
-1
-1.1
-1.2
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]
Figure 37-47. Noise vs. VREF.

1.3
Single-ended Signed
1.15
Noise [mV RMS]
0.85
0.7
0.55
Differential Signed
0.4
1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3
VREF [V]

Figure 37-48. Noise vs. VCC.
1.3
1.2
Single-ended Signed
1.1
1
Noise [mV RMS]
0.9
0.8 Single-ended Unsigned

0.7
0.6
0.5
Differential Signed
0.4
0.3
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]
Figure 37-49. DAC INL error vs. VREF.

VCC = 3.6V.
3.0
2.5
2.0
INL [LSB]
1.5 - 40°C
25°C
1.0 85°C
105°C
0.5
0.0
1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0
Vref [V]

Figure 37-50. DNL error vs. VREF.
VCC = 3.6V.
1.6
1.4
1.2
1.0
DNL[LSB]
- 40°C
0.8
0.6 25ºC
85°C
0.4 105°C
0.2
0.0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0
Vref [V]
Figure 37-51. DAC noise vs. temperature.

VCC = 3.0V, VREF = 2.4V .
0.185
0.180
0.175
Noise [mV RMS]
0.170
0.165
0.160
0.155
0.150
-45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105
Temperature [ºC]

Figure 37-52. Analog comparator hysteresis vs. VCC.

High-speed, small hysteresis.
18
105 °C
17 85 °C
16 -40° C
25 °C
15
14
13
12
VHYST [mV]
11
10
9
8
7
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

Low power, small hysteresis.
35 105 °C
34 85 °C
33
32
31
VHYST [mV]
25 °C
30
29
28 -40 °C
27
26
25
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

High-speed mode, large hysteresis.
42
105 °C
40 85 °C
38
25 °C
36 -40 °C
34
VHYST [mV]
32
30
28
26
24
22
20
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

Low power, large hysteresis.
77
105 °C
74
71 85 °C
68
65
VHYST [mV]
25 °C
62
59
56 -40 °C
53
50
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

Figure 37-56. Analog comparator current source vs. calibration value.
Temperature = 25°C.
7.4
6.8
ICURRENTSOURCE [µA] 6.2
5.6
5.0
4.4
3.3 V
3.8 3.0 V
2.7 V
3.2
2.2 V
2.6
1.8 V
2.0 1.6 V
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
CURRCALIBA[3..0]

VCC = 3.0V. VCC 3.0V
6.5
6
ICURRENTSOURCE [uA]
5.5
5
-40 °C
4.5 25 °C
4 85 °C
105 °C
3.5
3
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
CURRCALIBA[3..0]

Figure 37-58. Voltage scaler INL vs. SCALEFAC.
T = 25°C, VCC = 3.0V.
0.050
0.025
-0.025
INL [LSB]
-0.050
-0.075
-0.100
25°C
-0.125
-0.150
0 10 20 30 40 50 60 70
SCALEFAC
37.1.6 Internal 1.0V reference Characteristics
Figure 37-59. ADC/DAC Internal 1.0V reference

Calibratedvs.
at Ttemperature.
85 C
1.004
1.6 V
1.002 1.8 V
2.2 V
1.000 2.7 V
3.0 V
Bandgap Voltage [V]
0.998 3.6 V
0.996
0.994
0.992
0.990
0.988
0.986
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

37.1.7 BOD Characteristics
Figure 37-60. BOD thresholds vs. temperature.

BOD level = 1.6V.
1.635
1.630 Rising Vcc
1.625
Falling Vcc
1.620
VBOT [V]
1.615
1.610
1.605
1.600
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

BOD level = 3.0V.
3.06
3.05 Rising Vcc
3.04
3.03
3.02
VBOT [V]
3.01 Falling Vcc

3.00
2.99
2.98
2.97
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

Figure 37-62. Minimum Reset pin pulse width vs. VCC.
130
125
120
115
110
tRST [ns]
105
100
95 105 °C
85 °C
90
85 25 °C
-40 °C
80
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]
Figure 37-63. Reset pin pull-up resistor current vs. reset pin voltage.
VCC = 1.8V.
72
64
56
48
IRESET [uA]
40
32
24
-40 °C
16 25 °C
8 85 °C
105 °C
0
0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8
VRESET [V]

VCC = 3.0V.
120
105
90
75
IRESET [µA]
60
45
30 -40 °C
25 °C
15 85 °C
105 °C
0
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 2.7 3.0
VRESET [V]
VCC = 3.3V.
140
120
100
80
IRESET [uA]
60
40 -40 °C
25 °C
20 85 °C
105 °C
0
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 2.7 3.0 3.3
VRESET [V]

Figure 37-66. Reset pin input threshold voltage vs. VCC.
VIH - Reset pin read as “1”.
2.20
-40 °C
2.05 25 °C
85 °C
1.90 105 °C
1.75
Vthreshold [V]
1.60
1.45
1.30
1.15
1.00
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

VIL - Reset pin read as “0”.
1.75
-40 °C
1.60 25 °C
85 °C
1.45
105 °C
1.30
1.15
Vthreshold [V]
1.00
0.85
0.70
0.55
0.40
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

Figure 37-68. Power-on reset current consumption vs. VCC.

BOD level = 3.0V, enabled in continuous mode.
700 -40 °C
600 25 °C
500 85 °C
105 °C
ICC [µA]
400
300
200
100
0
0.4 0.7 1.0 1.3 1.6 1.9 2.2 2.5 2.8
VCC [V]

BOD level = 3.0V, enabled in sampled mode.
650
-40 °C
585
520
25 °C
455
85
° °C
390 105°°C
ICC [µA]
325
260
195
130
65
0
0.4 0.7 1 1.3 1.6 1.9 2.2 2.5 2.8
VCC [V]

37.1.10 Oscillator Characteristics
37.1.10.1 Ultra Low-Power internal oscillator
Figure 37-70. Ultra Low-Power internal oscillator frequency vs. temperature.
32.8
32.4
32.0
Frequency [kHz]
31.6
31.2
30.8 3.6 V
3.0 V
30.4 2.7 V
2.2 V
30.0 1.8 V
1.6 V
29.6
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]
37.1.10.2 32.768kHz Internal Oscillator
Figure 37-71. 32.768kHz internal oscillator frequency vs. temperature.
32.875
32.850 3.6 V
3.0 V
32.825 2.2 V
2.7 V
32.800 1.8 V
Frequency [kHz]
1.6 V
32.775
32.750
32.725
32.700
32.675
32.650
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

Figure 37-72. 32.768kHz internal oscillator frequency vs. calibration value.
VCC = 3.0V, T = 25°C.
55
50
Frequency [kHz] 45
40
35
30
25
20
0 26 52 78 104 130 156 182 208 234 260
RC32KCAL[7..0]
37.1.10.3 2MHz Internal Oscillator
Figure 37-73. 2MHz internal oscillator frequency vs. temperature.

DFLL disabled.
2.16
2.14
2.12
2.10
Frequency [MHz]
2.08
2.06
2.04
3.6 V
2.02 3.0 V
2.00 2.7 V
2.2 V
1.98 1.8 V
1.96 1.6 V
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

DFLL enabled, from the 32.768kHz internal oscillator .
2.0085
2.0070 3.6 V
2.0055 1.6 V
2.2 V
1.8 V
2.0040
Frequency [MHz]
3.0 V
2.7 V
2.0025
2.0010
1.9995
1.9980
1.9965
1.9950
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]
Figure 37-75. 2MHz internal oscillator CALA calibration step size.

VCC = 3V.
0.31 %
0.29 %
Frequency Step size [%]
0.27 %
0.25 %
0.23 %
0.21 %
-40 °C
0.19 %
25 °C
0.17 % 85 °C
105 °C
0.15 %
0 16 32 48 64 80 96 112 128
CALA


DFLL disabled.
36.0
35.5
35.0
34.5
Frequency [MHz]
34.0
33.5
33.0
3.6 V
32.5 3.0 V
2.7 V
32.0
2.2 V
31.5 1.8 V
1.6 V
31.0
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

DFLL enabled, from the 32.768kHz internal oscillator.
32.145 3.6 V
32.120 1.61.6
V V
1.8 V
2.2 V
32.095 2.7 V
3.0 V
32.070
Frequency [MHz]
32.045
32.020
31.995
31.970
31.945
31.920
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

VCC = 3.0V.
0.38 %
Frequency Step size [%] 0.34 %
0.30 %
0.26 %
0.22 %
0.18 % 85°C
105°C
25°C
0.14 % - 40°C
0.10 %
0 16 32 48 64 80 96 112 128
CALA
Figure 37-79. 32MHz internal oscillator frequency vs. CALB calibration value.
VCC = 3.0V.
75
- 40°C
70 25°C
65 85°C
105°C
60
Frequency [MHz]
55
50
45
40
35
30
25
0 8 16 24 32 40 48 56 64
CALB

37.1.10.5 32MHz internal oscillator calibrated to 48MHz

DFLL disabled.
54
53
52
Frequency [MHz]
51
50
3.6 V
49
3.0 V
48 2.7 V
2.2 V
47 1.8 V
1.6 V
46
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

48.25
48.20 3.6 V
1.6 V
48.15 1.8 V
2.7 V
48.10 2.2 V
Frequency [MHz]
48.05 3.0 V
48.00
47.95
47.90
47.85
47.80
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

VCC = 3.0V.
V 3.0 V CC
0.34 %
0.31 %
0.28 %
0.25 %
0.22 %
-40 °C
0.19 % 25 °C
85 °C
0.16 % 105 °C
0.13 %
0.10 %
0 16 32 48 64 80 96 112 128
CALA
37.1.11 Two-Wire Interface characteristics
Figure 37-83. SDA hold time vs. supply voltage.
300
295
290
285
105°C
Holdtime [ns]
280 85°C
275
270 25°C
265
- 40°C
260
2.6 2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5 3.6
Vcc [V]

37.1.12 PDI characteristics
Figure 37-84. Maximum PDI frequency vs. VCC.
34
25 °C
31 105 °C
-40 °C
28 85 °C
25
f MAX [MHz]
22
19
16
13
10
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

37.2 ATxmega32A4U
Figure 37-85.Active supply current vs. frequency.

600
540 3.3V
480 3.0V
420 2.7V
360
ICC [ µA]
300 2.2V
240 1.8V
180
120
60
0
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
Frequency [MHz]
Figure 37-86.Active supply current vs. frequency.

12
3.3V
10
3.0V
8 2.7V
ICC [mA]
2.2V
4
2 1.8V
0
0 4 8 12 16 20 24 28 32
Frequency [MHz]

Figure 37-87.Active mode supply current vs. VCC.
270 -40 °C
250
230
25 °C
210
190 85 °C
105 °C
ICC [uA]
170
150
130
110
90
70
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

800
-40 °C
700 25 °C
85 °C
105 °C
600
ICC [uA]
500
400
300
200
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

1600
-40 °C
1400
25 °C
85 °C
1200 105 °C
ICC [uA]
1000
800
600
400
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

5900
-40 °C
5400
25 °C
4900 85 °C
105 °C
4400
3900
ICC [uA]
3400
2900
2400
1900
1400
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

5650
-40 °C
5425
5200 25 °C
4975 85 °C
4750 105 °C
ICC [uA]
4525
4300
4075
3850
3625
3400
2.7 2.8 2.9 3 3.1 3.2 3.3 3.4 3.5 3.6
VCC [V]
Figure 37-92.Idle mode supply current vs. frequency.

140
3.3V
120 3.0V
100 2.7V
80 2.2V
I CC [µA]
60 1.8V
40
20
0
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
Frequency [MHz]

Figure 37-93.Idle mode supply current vs. frequency.
4.5
3.3V
4.0
3.0V
3.5
2.7V
3.0
I CC [mA]
2.5
2.0
1.5 2.2V
1.0
1.8V
0.5
0
0 4 8 12 16 20 24 28 32
Frequency [MHz]

35
105 °C
34
33 -40 °C
32 85 °C
25 °C
31
ICC [uA]
30
29
28
27
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

158 105 °C
85 °C
146 25 °C
134 -40 °C
122
110
ICC [uA]
98
86
74
62
50
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

410 -40 °C
385 25 °C
85 °C
360 105 °C
335
310
ICC [uA]
285
260
235
210
185
160
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

2000 -40 °C
25 °C
1800 85 °C
105 °C
1600
1400
ICC [uA]
1200
1000
800
600
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

5650
-40 °C
5425
5200 25 °C
4975 85 °C
4750 105 °C
ICC [uA]
4525
4300
4075
3850
3625
3400
2.7 2.8 2.9 3 3.1 3.2 3.3 3.4 3.5 3.6
VCC [V]


3.50
3.6 V
3.00
3.0 V
2.50 2.7 V
2.2 V
1.8 V
2.00 1.6 V
ICC [uA]
1.50
1.00
0.50
0.00
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

3.6
3.2 105 °C
2.8
2.4
ICC [uA]
2.0
1.6
1.2 85 °C
0.8
0.4
25 °C
0.0 - 40 °C
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

5.1
105 °C
4.6
4.1
3.6
ICC [µA]
3.1
2.6 85 °C
2.1
1.6 25 °C
-40 °C
1.1
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

0.9
0.8 Normal mode
0.7
0.6
Low-power mode
ICC [µA]
0.5
0.4
0.3
0.2
0.1
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
V CC [V]


12.5
11.5 105 °C
10.5
9.5
85 °C
8.5
25 °C
ICC [uA]
7.5 -40 °C
6.5
5.5
4.5
3.5
2.5
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

480
16MHz
440 12MHz
400
360
ICC [µA]
320 8MHz
2MHz
280
240 0.454MHz
200
160
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC[V]

37.2.2.1 Pull-up
VCC = 1.8V.
72
64
56
48
40
I [µA]
32
24
- 40 °C
16 25 °C
85 °C
8
105 °C
0
0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8
VPIN [V]
VCC = 3.0V.
120
105
90
75
I [µA]
60
45
30 -40 °C
25 °C
15 85 °C
105 °C
0
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 2.7 3.0
VPIN [V]

VCC = 3.3V.
135
120
105
90
75
I [µA]
60
45
-40 °C
30 25 °C
15 85 °C
105 °C
0
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 2.7 3.0 3.3
VPIN [V]

VCC = 1.8V.
1.8
1.6
1.4
1.2
1.0
VPIN [V]
0.8
-40 °C 25 °C
0.6
0.4
85 °C 105 °C
0.2
0.0
-10 -9 -8 -7 -6 -5 -4 -3 -2 -1 0
IPIN [mA]

VCC = 3.0V.
3.0
2.7
2.4
2.1
1.8
VPIN [V]
1.5
1.2
- 40 °C
0.9
25 °C 85 °C
0.6
105 °C
0.3
0.0
-32 -28 -24 -20 -16 -12 -8 -4 0
IPIN [mA]

VCC = 3.3V.
3.3
3.0
2.7
2.4
2.1
VPIN [V]
1.8
-40 °C
1.5
1.2
25 °C
0.9
0.6
85 °C 105 °C
0.3
0.0
-32 -28 -24 -20 -16 -12 -8 -4 0
IPIN [mA]

4.0
3.5 3.6V
3.3V
3.0 3.0V
2.7V
2.5
VPIN [V]
2.3V
2.0
1.8V
1.5
1.0
0.5
-24 -21 -18 -15 -12 -9 -6 -3 0
IPIN [mA]

VCC = 1.8V.
1.0
0.9 105 °C
85 °C
0.8
0.7
25 °C
0.6
-40 °C
VPIN [V]
0.5
0.4
0.3
0.2
0.1
0.0
0 2 4 6 8 10 12 14 16
IPIN [mA]

VCC = 3.0V.
0.7
105 °C
0.6 85 °C
25 °C
0.5
-40 °C
0.4
VPIN [V]
0.3
0.2
0.1
0.0
0 2 4 6 8 10 12 14 16 18 20
IPIN [mA]

VCC = 3.3V.
1.0 105 °C
0.9 85 °C
0.8 25 °C
-40 °C
0.7
0.6
VPIN [V]
0.5
0.4
0.3
0.2
0.1
0.0
0 4 8 12 16 20 24 28 32
IPIN [mA]
1.5
1.8V
1.2
2.3V
2.7V
0.9 3.0V
V PIN [V]
3.3V
3.6V
0.6
0.3
0
0 5 10 15 20 25 30
I PIN [mA]


T = 25°C.
1.8
VIH
1.6
VIL
1.4
Vthreshold [V]
1.2
1.0
0.8
0.6
0.4
0.2
0.0
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
Vcc [V]

1.8
-40 °C
1.7
25 °C
1.6 85 °C
105 °C
1.5
1.4
Vthreshold [V]
1.3
1.2
1.1
1.0
0.9
0.8
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

1.75
-40 °C
1.60 25 °C
85 °C
1.45 105 °C
1.30
Vthreshold [V]
1.15
1.00
0.85
0.70
0.55
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]
0.32
0.29
0.26
0.23
25 °C -40 °C
Vthreshold [V]
0.20
0.17
85 °C
0.14
0.11
105 °C
0.08
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]


1.8
1.7
1.6
Differential Signed
1.5
1.4
INL [LSB]
1.3
1.2
1.1
1
0.9
Single-ended Signed
0.8
0.7
1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3
VREF [V]

1.4
1.35
1.3
Differential Mode
1.25
INL [LSB]
1.2
1.15
1.1
1.05
Single-ended Signed
1
0.95
0.9
500 650 800 950 1100 1250 1400 1550 1700 1850 2000

2.0
1.5
1.0
INL [LSB]
0.5
-0.5
-1.0
-1.5
-2.0
0 512 1024 1536 2048 2560 3072 3584 4096
ADC input code

0.9
0.88
0.86
Differential Mode
0.84
DNL [LSB]
Single-ended Signed
0.82
0.8
0.78
0.76
0.74
0.72
1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3
VREF [V]

0.9
0.89
Differential Signed
0.88
0.87
0.86
DNL [LSB]
0.85
Single-ended Signed
0.84
0.83
0.82
0.81
0.8
0.79
500 650 800 950 1100 1250 1400 1550 1700 1850 2000
0.8
0.6
0.4
DNL [LSB]
0.2
-0.2
-0.4
-0.6
0 512 1024 1536 2048 2560 3072 3584 4096
ADC Input Code

1
Gain Error [mV]
Differential Mode
0
-1
-2
-3
-4
1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3
VREF [V]

2.2
1.9
Single-ended Signed
1.6
Gain Error [mV]
1.3
Differential Mode
1
0.7
0.4
0.1
-0.2
-0.5
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

-1
-1.1
-1.2
Offset Error [mV]
-1.3
-1.4
-1.5
Differential Mode
-1.6
-1.7
-1.8
-1.9
-2
1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3
VREF [V]

4
3
2
Gain Error [mV]
1
Dif f erential mode
0
-45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105
-1
-2
-3
-4
Temperature [ºC]

-0.3
-0.4
-0.5
Offset Error [mV]
-0.6
-0.7
Differential Signed
-0.8
-0.9
-1
-1.1
-1.2
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

1.3
Single-ended Signed
1.15
Noise [mV RMS]
0.85
0.7
0.55
Differential Signed
0.4
1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3
VREF [V]

1.3
1.2
Single-ended Signed
1.1
1
Noise [mV RMS]
0.9

0.7
0.6
0.5
Differential Signed
0.4
0.3
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

VCC = 3.6V.
3.0
2.5
2.0
INL [LSB]
1.5 - 40°C
25°C
1.0 85°C
105°C
0.5
0.0
1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0
Vref [V]

VCC = 3.6V.
1.6
1.4
1.2
1.0
DNL[LSB]
- 40°C
0.8
0.6 25ºC
85°C
0.4 105°C
0.2
0.0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0
Vref [V]

VCC = 3.0V, VREF = 2.4V .
0.185
0.180
0.175
Noise [mV RMS]
0.170
0.165
0.160
0.155
0.150
-45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105
Temperature [ºC]


18
105 °C
17 85 °C
16 -40° C
25 °C
15
14
13
12
VHYST [mV]
11
10
9
8
7
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

35 105 °C
34 85 °C
33
32
31
VHYST [mV]
25 °C
30
29
28 -40 °C
27
26
25
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

42
105 °C
40 85 °C
38
25 °C
36 -40 °C
34
VHYST [mV]
32
30
28
26
24
22
20
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

77
105 °C
74
71 85 °C
68
65
VHYST [mV]
25 °C
62
59
56 -40 °C
53
50
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

7.4
6.8
ICURRENTSOURCE [µA] 6.2
5.6
5.0
4.4
3.3 V
3.8 3.0 V
2.7 V
3.2
2.2 V
2.6
1.8 V
2.0 1.6 V
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
CURRCALIBA[3..0]

VCC = 3.0V. VCC 3.0V
6.5
6
ICURRENTSOURCE [uA]
5.5
5
-40 °C
4.5 25 °C
4 85 °C
105 °C
3.5
3
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
CURRCALIBA[3..0]

T = 25°C, VCC = 3.0V.
0.050
0.025
-0.025
INL [LSB]
-0.050
-0.075
-0.100
25°C
-0.125
-0.150
0 10 20 30 40 50 60 70
SCALEFAC
Figure 37-143. ADC/DAC Internal 1.0V reference vs.T temperature.

Calibrated at 85 C
1.004
1.6 V
1.002 1.8 V
2.2 V
1.000 2.7 V
3.0 V
Bandgap Voltage [V]
0.998 3.6 V
0.996
0.994
0.992
0.990
0.988
0.986
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]


BOD level = 1.6V.
1.635
1.630 Rising Vcc
1.625
Falling Vcc
1.620
VBOT [V]
1.615
1.610
1.605
1.600
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

BOD level = 3.0V.
3.06
3.05 Rising Vcc
3.04
3.03
3.02
VBOT [V]
3.01 Falling Vcc

3.00
2.99
2.98
2.97
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

130
125
120
115
110
tRST [ns]
105
100
95 105 °C
85 °C
90
85 25 °C
-40 °C
80
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]
VCC = 1.8V.
72
64
56
48
IRESET [uA]
40
32
24
-40 °C
16 25 °C
8 85 °C
105 °C
0
0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8
VRESET [V]

VCC = 3.0V.
120
105
90
75
IRESET [µA]
60
45
30 -40 °C
25 °C
15 85 °C
105 °C
0
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 2.7 3.0
VRESET [V]
VCC = 3.3V.
140
120
100
80
IRESET [uA]
60
40 -40 °C
25 °C
20 85 °C
105 °C
0
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 2.7 3.0 3.3
VRESET [V]

2.20
-40 °C
2.05 25 °C
85 °C
1.90 105 °C
1.75
Vthreshold [V]
1.60
1.45
1.30
1.15
1.00
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

1.75
-40 °C
1.60 25 °C
85 °C
1.45
105 °C
1.30
1.15
Vthreshold [V]
1.00
0.85
0.70
0.55
0.40
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]


700 -40 °C
600 25 °C
500 85 °C
105 °C
ICC [µA]
400
300
200
100
0
0.4 0.7 1.0 1.3 1.6 1.9 2.2 2.5 2.8
VCC [V]

650
-40 °C
585
520
25 °C
455
85
° °C
390 105°°C
ICC [µA]
325
260
195
130
65
0
0.4 0.7 1 1.3 1.6 1.9 2.2 2.5 2.8
VCC [V]

32.8
32.4
32.0
Frequency [kHz]
31.6
31.2
30.8 3.6 V
3.0 V
30.4 2.7 V
2.2 V
30.0 1.8 V
1.6 V
29.6
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]
32.875
32.850 3.6 V
3.0 V
32.825 2.2 V
2.7 V
32.800 1.8 V
Frequency [kHz]
1.6 V
32.775
32.750
32.725
32.700
32.675
32.650
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

VCC = 3.0V, T = 25°C.
55
50
Frequency [kHz] 45
40
35
30
25
20
0 26 52 78 104 130 156 182 208 234 260
RC32KCAL[7..0]

DFLL disabled.
2.16
2.14
2.12
2.10
Frequency [MHz]
2.08
2.06
2.04
3.6 V
2.02 3.0 V
2.00 2.7 V
2.2 V
1.98 1.8 V
1.96 1.6 V
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

2.0085
2.0070 3.6 V
2.0055 1.6 V
2.2 V
1.8 V
2.0040
Frequency [MHz]
3.0 V
2.7 V
2.0025
2.0010
1.9995
1.9980
1.9965
1.9950
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

VCC = 3V.
0.31 %
0.29 %
0.27 %
0.25 %
0.23 %
0.21 %
-40 °C
0.19 %
25 °C
0.17 % 85 °C
105 °C
0.15 %
0 16 32 48 64 80 96 112 128
CALA


DFLL disabled.
36.0
35.5
35.0
34.5
Frequency [MHz]
34.0
33.5
33.0
3.6 V
32.5 3.0 V
2.7 V
32.0
2.2 V
31.5 1.8 V
1.6 V
31.0
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

32.145 3.6 V
32.120 1.61.6
V V
1.8 V
2.2 V
32.095 2.7 V
3.0 V
32.070
Frequency [MHz]
32.045
32.020
31.995
31.970
31.945
31.920
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

VCC = 3.0V.
0.38 %
Frequency Step size [%] 0.34 %
0.30 %
0.26 %
0.22 %
0.18 % 85°C
105°C
25°C
0.14 % - 40°C
0.10 %
0 16 32 48 64 80 96 112 128
CALA
Figure 37-163. 32MHz internal oscillator frequency vs. CALB calibration value.
VCC = 3.0V.
75
- 40°C
70 25°C
65 85°C
105°C
60
Frequency [MHz]
55
50
45
40
35
30
25
0 8 16 24 32 40 48 56 64
CALB


DFLL disabled.
54
53
52
Frequency [MHz]
51
50
3.6 V
49
3.0 V
48 2.7 V
2.2 V
47 1.8 V
1.6 V
46
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

48.25
48.20 3.6 V
1.6 V
48.15 1.8 V
2.7 V
48.10 2.2 V
Frequency [MHz]
48.05 3.0 V
48.00
47.95
47.90
47.85
47.80
-40 -25 -10 5 20 35 50 65 80 95 110
Temperature [°C]

VCC = 3.0V.
0.34 %
0.31 %
0.28 %
0.25 %
0.22 %
-40 °C
0.19 % 25 °C
85 °C
0.16 % 105 °C
0.13 %
0.10 %
0 16 32 48 64 80 96 112 128
CALA
300
295
290
285
105°C
Holdtime [ns]
280 85°C
275
270 25°C
265
- 40°C
260
2.6 2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5 3.6
Vcc [V]

34
25 °C
31 105 °C
-40 °C
28 85 °C
25
f MAX [MHz]
22
19
16
13
10
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

37.3 ATxmega64A4U

700
3.6V
600
500
3.0V
400 2.7V
ICC [µA]
300 2.2V
1.8V
200 1.6V
100
0
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
Frequency [MHz]

12
3.6V
10
8 3.0V
2.7V
ICC [mA]
4 2.2V
2 1.8V
1.6V
0
0 4 8 12 16 20 24 28 32
Frequency [MHz]

250 - 40°C
230
210 25°C
190 85°C
105°C
170
ICC [µA]
150
130
110
90
70
50
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

680
- 40°C
630 25°C
85°C
580 105°C
530
480
ICC [µA]
430
380
330
280
230
180
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

1300
- 40°C
1200 25°C
85°C
1100 105°C
1000
900
ICC [µA]
800
700
600
500
400
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

4.8 - 40°C
25°C
4.4 85°C
105°C
4.0
3.6
3.2
ICC [mA]
2.8
2.4
2.0
1.6
1.2
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

12.0 - 40°C
11.5
25°C
11.0
85°C
10.5 105°C
10.0
ICC [mA]
9.5
9.0
8.5
8.0
7.5
7.0
2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5 3.6
VCC [V]

150
135 3.6 V
120
105 3.0 V
90 2.7 V
ICC [µA]
75 2.2 V
60 1.8 V
1.6 V
45
30
15
0
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
Frequency [MHz]

4.5 3.6 V
4.0
3.5 3.0 V
3.0 2.7 V
ICC [mA]
2.5
2.0
2.2 V
1.5
1.0
1.8 V
0.5 1.6 V
0.0
0 4 8 12 16 20 24 28 32
F [MH ]
fSYS = 32.768kHz internal
fSYSoscillator
32.768kHz. Internal Oscillator
34.75
34.00 105°C
- 40°C
33.25
32.50 85°C
25°C
31.75
ICC [µA]
31.00
30.25
29.50
28.75
28.00
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

153
105°C
141 85°C
25°C
129 - 40°C
117
105
ICC [µA]
93
81
69
57
45
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

400
375 - 40°C
25°C
350 85°C
105°C
325
300
ICC [µA]
275
250
225
200
175
150
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

1850
- 40°C
25°C
1700
85°C
105°C
1550
1400
ICC [µA]
1250
1100
950
800
650
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

5.1
4.9 - 40°C
4.7 25°C
85°C
4.5 105°C
4.3
ICC [mA]
4.1
3.9
3.7
3.5
3.3
3.1
2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5 3.6
VCC [V]


2.7
3.6 V
2.4 3.0 V
2.7 V
2.1 2.2 V
1.8 V
1.8 1.6 V
1.5
ICC [µA]
1.2
0.9
0.6
0.3
0.0
-45 -30 -15 0 15 30 45 60 75 90 105
Temperature [°C]

2.7
105°C
2.4
2.1
1.8
1.5
ICC [µA]
1.2
0.9 85°C
0.6
0.3
25°C
0.0 - 40°C
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

4.10
3.80 105°C
3.50
3.20
2.90
ICC [µA]
2.60
2.30 85°C
2.00
1.70
25°C
1.40 - 40°C
1.10
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

0.9
0.8 Normal mode
0.7
0.6
Low-power mode
ICC [µA]
0.5
0.4
0.3
0.2
0.1
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
V CC [V]


12.5
11.5 105 °C
10.5
9.5
85 °C
8.5
25 °C
ICC [uA]
7.5 -40 °C
6.5
5.5
4.5
3.5
2.5
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

480
16MHz
440 12MHz
400
360
ICC [µA]
320 8MHz
2MHz
280
240 0.454MHz
200
160
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

37.3.2.1 Pull-up
VCC = 1.8V.
70
60
50
40
IPIN [uA]
30
20
- 40°C
10 25°C
85°C
105°C
0
0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8
VPIN [V]
VCC = 3.0V.
120
105
90
75
IPIN [µA]
60
45
30
- 40°C
15 25°C
85°C
105°C
0
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 2.7 3.0
VPIN [V]

VCC = 3.3V.
135
120
105
90
75
IPIN [µA]
60
45
30 - 40°C
25°C
15 85°C
0 105°C
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 2.7 3.0 3.3
VPIN [V]

VCC = 1.8V.
1.9
1.7
1.5
1.3
VPIN [V]
- 40°C
1.1
25°C
0.9
85°C 105°C
0.7
0.5
-9 -8 -7 -6 -5 -4 -3 -2 -1 0
IPIN [mA]

VCC = 3.0V.
3.2
2.8
2.4
2.0
VPIN [V]
1.6
- 40°C
1.2
25°C 85°C
0.8
105°C
0.4
0.0
-30 -27 -24 -21 -18 -15 -12 -9 -6 -3 0
IPIN [mA]

VCC = 3.3V.
3.6
3.2
2.8
2.4
- 40°C
2.0
VPIN [V]
1.6
25°C
1.2
105°C
0.8
85°C
0.4
0.0
-30 -27 -24 -21 -18 -15 -12 -9 -6 -3 0
IPIN [mA]

3.7
3.6 V
3.3 3.3 V
3.0 V
2.9
2.7 V
2.5
VPIN [V]
2.1
1.8 V
1.7 1.6 V
1.3
0.9
0.5
-24 -21 -18 -15 -12 -9 -6 -3 0
IPIN [mA]

VCC = 1.8V.
1.0
85°C
0.9
0.8
25°C
0.7
105°C
0.6
- 40°C
VPIN [V]
0.5
0.4
0.3
0.2
0.1
0.0
0 2 4 6 8 10 12 14 16 18 20
IPIN [mA]

VCC = 3.0V.
1.0 105°C
85°C
0.9
25°C
0.8
- 40°C
0.7
0.6
VPIN [V]
0.5
0.4
0.3
0.2
0.1
0.0
0 3 6 9 12 15 18 21 24 27 30
IPIN [mA]

VCC = 3.3V.
1.0
105°C
0.9 85°C
0.8 25°C
0.7 - 40°C
0.6
VPIN [V]
0.5
0.4
0.3
0.2
0.1
0.0
0 3 6 9 12 15 18 21 24 27 30
IPIN [mA]

1.50
1.6 V 1.8 V
1.35
1.20
1.05
2.7 V
0.90 3.0 V
VPIN [V]
3.3 V
0.75
3.6 V
0.60
0.45
0.30
0.15
0.00
0 3 6 9 12 15 18 21 24 27 30
IPIN [mA]

T = 25°C.
1.8
VIH
1.6
VIL
1.4
Vthreshold [V]
1.2
1.0
0.8
0.6
0.4
0.2
0.0
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
Vcc [V]

1.8
-40 °C
1.7
25 °C
1.6 85 °C
105 °C
1.5
1.4
Vthreshold [V]
1.3
1.2
1.1
1.0
0.9
0.8
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

1.75
-40 °C
1.60 25 °C
85 °C
1.45 105 °C
1.30
Vthreshold [V]
1.15
1.00
0.85
0.70
0.55
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

0.32
0.29
0.26
0.23
25 °C -40 °C
Vthreshold [V]
0.20
0.17
85 °C
0.14
0.11
105 °C
0.08
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

2.7
2.4
2.1
1.8
INL [LSB]
1.5
1.2
Dif f erential mode
0.9
0.6
0.3 Single-ended signed mode

0.0
1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0
Vref [V]

1.6
1.4
1.0
INL [LSB]
0.8 Dif f erential mode

0.6
0.4
0.2
0.0
500 650 800 950 1100 1250 1400 1550 1700 1850 2000
ADC sample rate [kSps]
2.0
1.5
1.0
0.5
INL [LSB]
0.0
-0.5
-1.0
-1.5
-2.0
0 512 1024 1536 2048 2560 3072 3584 4096
ADC input code

1.1
1.0
0.9
0.8
DNL [LSB]
0.7
0.6
Dif f erential mode
0.5
0.4
0.3
0.2
1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0
Vref [V]

0.43
0.41 Single-ended unsigned mode

0.38
0.36
Dif f erential mode
DNL [LSB]
0.33
0.31
0.28
0.26
0.23
500 650 800 950 1100 1250 1400 1550 1700 1850 2000
ADC sample rate [kSps]

1.0
0.8
0.6
0.4
0.2
DNL [LSB]
0.0
-0.2
-0.4
-0.6
-0.8
-1.0
0 512 1024 1536 2048 2560 3072 3584 4096
ADC input code

12
10
8
Gain Error [mV]

6
2 Dif f erential mode
0
1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0
Vref [V]

6
5
Gain Error [mV]
3 Single-ended unsigned mode
2
Dif f erential mode
1
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
Vcc [V]

-1.0
-1.1
-1.1
-1.2
Offset Error [mV]
-1.2
Dif f erential mode
-1.3
-1.3
-1.4
-1.4
-1.5
-1.5
1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0
Vref [V]

7
6
5
Gain Error [mV]
3
2
Dif f erential mode
1
0
-45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105
Temperature [oC]

-0.3
-0.4
-0.5
Dif f erential mode
Offset Error [mV]
-0.6
-0.7
-0.8
-0.9
-1.0
-1.1
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
Vcc [V]

0.9
0.7
0.6
Noise [mV RMS]
0.5 Single-ended unsigend mode
0.4
0.3
Dif f erential mode
0.2
0.1
0.0
1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0
Vref [V]

0.8
0.7
0.6
Noise [mV RMS]
0.5 Single-ended unsigned mode

0.4
0.3
Dif f erential mode
0.2
0.1
0.0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
Vcc [V]


VCC = 3.6V.
2.4
2.1
1.8
1.5
DACINL [LSB]
1.2
- 40°C
25°C
0.9 85°C
105°C
0.6
0.3
0.0
1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0
Vref [V]

VCC = 3.6V.
1.8
1.6
1.4
1.2
DAC DNL [LSB]
1.0
0.8 - 40°C
0.6 25°C
85°C
0.4 105°C
0.2
0.0
1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0
Vref [V]

VCC = 2.7V, VREF = 1.0V .
0.178
0.176
0.174
0.172
Noise[mV RMS]
0.170
0.168
0.166
0.164
0.162
0.160
-45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105
Temperature [oC]

25
24 105°C
23 85°C
22
25°C
21
VHYST [mV]
20
19 - 40°C
18
17
16
15
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

36
105°C
34 85°C
32
30 25°C
VHYST [mV]
28
26 - 40°C
24
22
20
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

47
45 105°C
85°C
43
41 25°C
39
VHYST [mV]
- 40°C
37
35
33
31
29
27
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

76
73 105°C
85°C
70
67
64
VHYST [mV]
61 25°C
58
55 - 40°C
52
49
46
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

7
ICURRENTSOURCE [µA]
5
3.6V
4 3.0V
2.7V
2.2V
3
1.8V
1.6V
2
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
CURRCALIBA[3..0]

VCC = 3.0V.
7.2
6.8
6.4
ICURRENTSOURCE [uA]
6.0
5.6
5.2
4.8
4.4 - 40°C
25°C
4.0 85°C
105°C
3.6
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
CURRCALIBA[3..0]

T = 25°C, VCC = 3.0V.
0.15
0.12
0.09
0.06
0.03
INL [LSB]
0.00
-0.03
-0.06
-0.09
-0.12
-0.15
0 8 16 24 32 40 48 56 64
SCALEFAC

Figure 37-227. ADC/DAC Internal 1.0V reference vs. temperature.
1.004
1.6 V
1.8 V
1.002 2.2 V
2.7 V
3.0 V
Bandgap Voltage [V]
1.000 3.6 V
0.998
0.996
0.994
0.992
-45 -30 -15 0 15 30 45 60 75 90 105
Temperature [°C]

BOD level = 1.6V.
1.644
1.641
1.638
Rising Vcc
1.635
1.632
VBOT [V]
Falling Vcc
1.629
1.626
1.623
1.620
1.617
-45 -30 -15 0 15 30 45 60 75 90 105
Temperature [°C]

BOD level = 3.0V.
3.08
3.07
Rising Vcc
3.06
3.05
VBOT [V]
3.04
3.03
Falling Vcc
3.02
3.01
3.00
-45 -30 -15 0 15 30 45 60 75 90 105
Temperature [°C]
135
130
125
120
115
tRST [ns]
110
105
100
105°C
95 85°C
90 25°C
- 40°C
85
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

VCC = 1.8V.
80
70
60
50
IRESET [µA]
40
30
- 40°C
20
25°C
10 85°C
105°C
0
0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8
VRESET [V]
VCC = 3.0V.
120
105
90
75
IRESET [µA]
60
45
30 - 40°C
25°C
15
85°C
0 105°C
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 2.7 3.0
VRESET [V]

VCC = 3.3V.
150
135
120
105
90
IRESET [µA]
75
60
45
- 40°C
30
25°C
15 85°C
105°C
0
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 2.7 3.0 3.3
VRESET [V]

2.2
- 40°C
2.1 25°C
85°C
1.9 105°C
1.8
VTHRESHOLD [V]
1.6
1.5
1.3
-
1.2
1.0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

1.75
- 40°C
1.60 25°C
85°C
1.45 105°C
1.30
VTHRESHOLD [V]
1.15
1.00
0.85
0.70
0.55
0.40
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

300
105°C
85°C
250 25°C
- 40°C
200
I CC [µA]
150
100
50
0
0.4 0.7 1.0 1.3 1.6 1.9 2.2 2.5 2.8
VCC [V]

300
105°C
250
200
85°C
I CC [µA]
25°C
150 - 40°C
100
50
0
0.4 0.7 1.0 1.3 1.6 1.9 2.2 2.5 2.8
VCC [V]
34.0
33.7
33.4
33.1
Frequency [kHz]
32.8
32.5
32.2
31.9 3.6 V
3.0 V
31.6 2.7 V
2.2 V
31.3 1.8 V
1.6 V
31.0
-45 -30 -15 0 15 30 45 60 75 90 105
Temperature [°C]

32.85 3.6 V
32.82 3.0 V
2.7 V
32.79 2.2 V
1.8 V
32.76 1.6 V
Frequency [kHz]
32.73
32.70
32.67
32.64
32.61
32.58
32.55
-45 -30 -15 0 15 30 45 60 75 90 105
Temperature [°C]

VCC = 3.0V, T = 25°C.
53
50
47
44
Frequency [kHz]
41
38
35
32
29
26
23
0 30 60 90 120 150 180 210 240 270
RC32KCAL[7..0]


DFLL disabled.
2.12
2.10
2.08
2.06
Frequency [MHz]
2.04
2.02 3.6 V
2.00 3.0 V
2.7 V
1.98 2.2 V
1.8 V
1.96 1.6 V
1.94
-45 -30 -15 0 15 30 45 60 75 90 105
Temperature [°C]

2.010 3.6 V
2.008 1.8 V
2.006 2.2 V
2.004 3.0 V
1.6 V
Frequency [MHz]
2.002
2.7 V
2.000
1.998
1.996
1.994
1.992
1.990
1.988
-45 -30 -15 0 15 30 45 60 75 90 105
Temperature [°C]

VCC = 3V.
0.28 %
0.26 %
0.24 %
0.22 %
0.20 %
0.18 % - 40°C
25°C
0.16 % 105°C
85°C
0.14 %
0.12 %
0 16 32 48 64 80 96 112 128
CALA

DFLL disabled.
35.5
35.0
34.5
34.0
Frequency [MHz]
33.5
33.0
32.5 3.6 V
3.0 V
32.0 2.7 V
2.2 V
31.5 1.8 V
1.6 V
31.0
-45 -30 -15 0 15 30 45 60 75 90 105
Temperature [°C]

32.12
32.08
32.04
Frequency [MHz]
32.00
3.6 V
31.96
31.92
3.0 V
31.88 2.7 V
2.2 V
31.84
1.8 V 1.6 V
31.80
-45 -30 -15 0 15 30 45 60 75 90 105
Temperature [°C]

VCC = 3.0V.
0.34 %
0.31 %
0.28 %
Frequency Step size[%]
- 40°C
0.25 %
0.22 %
0.19 %
85°C
0.16 % 105°C
0.13 % 25°C
0.10 %
0 15 30 45 60 75 90 105 120 135
CALA

Figure 37-247. 32MHz internal oscillator CALB calibration step size.
VCC = 3.0V
2.80 %
2.60 %
2.40 %
2.20 %
2.00 %
1.80 %
1.60 %
1.40 %
- 40°C
1.20 % 25°C
1.00 % 85°C
105°C
0.80 %
0 8 16 24 32 40 48 56 64
CALB

DFLL disabled.
53.4
52.6
51.8
51.0
Frequency[MHz]
50.2
49.4
48.6 3.6 V
47.8 3.0 V
2.7 V
2.2 V
47.0 1.8 V
46.2 1.6 V
-45 -30 -15 0 15 30 45 60 75 90 105
Temperature [°C]

48.15 3.6 V
48.10 3.0 V
2.7 V
48.05 2.2 V
1.8 V
48.00 1.6 V
Frequency[MHz]
47.95
47.90
47.85
47.80
47.75
47.70
-45 -30 -15 0 15 30 45 60 75 90 105
Temperature [°C]

VCC = 3.0V
0.30 %
0.28 %
0.26 %
0.24 %
0.22 %
- 40°C
0.20 %
0.18 %
0.16 % 105°C
25°C
0.14 % 85°C
0.12 %
0.10 %
0 16 32 48 64 80 96 112 128
CALA

300
295
290
285
105°C
Holdtime [ns]
280 85°C
275
270 25°C
265
- 40°C
260
2.6 2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5 3.6
Vcc [V]
30
-
28
Maximum Frequency [MHz]
26
24
- 40°C 85°C
22
25°C
20
105°C
18
16
14
12
10
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

37.4 ATxmega128A4U

800
700 3.6V
600
3.0V
500
Icc [µA]
2.7V
400
2.2V
300
1.8V
200 1.6V
100
0
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
Frequency [MHz]

13.5
12.0 3.6V
10.5
9.0 3.0V
Icc [mA]
2.7V
7.5
6.0
4.5
2.2V
3.0
1.8V
1.5
0
0 4 8 12 16 20 24 28 32
Frequency [MHz]

fSYS = 32.768kHz internal oscillator
270
240 - 40 °C
210 25 °C
180 85 °C
105 °C
IccVcc [uA]
150
120
90
60
30
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

800
-40 °C
700 25 °C
85 °C
600 105 °C
500
Icc [uA]
400
300
200
100
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
Vcc [V]

fSYS = 2MHz internal oscillator
1400 -40 °C
25 °C
1225 85 °C
105 °C
1050
875
Icc [uA]
700
525
350
175
0
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
Vcc [V]

5800
-40 °C
5200
25 °C
85 °C
4600 105 °C
4000
Icc [uA]
3400
2800
2200
1600
1000
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

13.4
12.6
-40 °C
11.8 25 °C
85 °C
11.0 105 °C
Icc [mA]
10.2
9.4
8.6
7.8
7.0
2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5 3.6
VCC [V]

fSYS = 0 - 1MHz external clock, T = 25°C
160
3.6 V
140
120 3.0 V
100 2.7 V
Icc [µA]
80 2.2 V
60 1.8 V
1.6 V
40
20
0
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
Frequency [MHz]

fSYS = 1 - 32MHz external clock, T = 25°C
5.4
4.8 3.6V
4.2
3.0V
3.6
Icc [mA]
2.7V
3.0
2.4
1.8
2.2V
1.2
0.6 1.8V
0
0 4 8 12 16 20 24 28 32
Frenquecy [MHz]

38
105 °C
37
36
35
-40 °C
34
85 °C
Icc [uA]
33
32 25 °C
31
30
29
28
27
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
Vcc [V]

fSYS = 1MHz external clock
160 105 °C
150 85 °C
25 °C
140 -40 °C
130
120
110
Icc[uA]
100
90
80
70
60
50
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

330 105 °C
85 °C
310
25 °C
290 -40 °C
270
250
230
Icc [uA]
210
190
170
150
130
110
90
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
Vcc [V]

fSYS = 32MHz internal oscillator prescaled to 8MHz
2000
-40 °C
1800 25 °C
85 °C
105 °C
1600
1400
Icc [uA]
1200
1000
800
600
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
Vcc [V]

5000 -40 °C
25 °C
4750
85 °C
105 °C
4500
4250
Icc [uA]
4000
3750
3500
3250
3000
2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5 3.6
Vcc [V]


All functions disabled
5.0
3.6 V
4.5
3.0 V
4.0 2.7 V
3.5 2.2 V
1.8 V
3.0 1.6 V
Icc [uA]
2.5
2.0
1.5
1.0
0.5
0.0
-45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105
Temperature [°C]

All functions disabled
5.0
105 °C
4.5
4.0
3.5
3.0
Icc [uA]
2.5
2.0
85 °C
1.5
1.0
0.5
25 °C
0.0 -40 °C
1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
Vcc [V]

Watchdog and sampled BOD enabled
7.3
6.8 105 °C
6.3
5.8
5.3
4.8
Icc [uA]
4.3
3.8
3.3 85 °C
2.8
2.3
1.8
1.3
25 °C
0.8 -40 °C
1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
Vcc [V]

0.9
0.8 Normal mode
0.7
0.6
Low-power mode
ICC [µA]
0.5
0.4
0.3
0.2
0.1
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
V CC [V]


Standby, fSYS = 1MHz
12.5
11.5 105 °C
10.5
9.5
85 °C
8.5
25 °C
ICC [uA]
7.5 -40 °C
6.5
5.5
4.5
3.5
2.5
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

T = 25°C, running from different crystal oscillators
480
16MHz
440 12MHz
400
360
ICC [µA]
320 8MHz
2MHz
280
240 0.454MHz
200
160
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC[V]

37.4.2.1 Pull-up
VCC = 1.8V
72
64
56
48
40
I [uA]
32
24
16
-40 °C
8 25 °C
85 °C
0
105 °C
0.1 0.3 0.5 0.7 0.9 1.1 1.3 1.5 1.7
Vpin [V]
VCC = 3.0V
120
105
90
75
I [uA]
60
45
30
-40 °C
15 25 °C
85 °C
0 105 °C
0.1 0.4 0.7 1.0 1.3 1.6 1.9 2.2 2.5 2.8 3.1
Vpin [V]

VCC = 3.3V.
135
120
105
90
75
I [uA]
60
45
30
-40 °C
15 25 °C
85 °C
0 105 °C
0.1 0.4 0.7 1.0 1.3 1.6 1.9 2.2 2.5 2.8 3.1 3.4
Vpin [V]

VCC = 1.8V
1.9
1.8
1.7
1.6
1.5
1.4
1.3
Vpin [V]
1.2
1.1
1.0
-40 °C 25 °C 85 °C 105 °C
0.9
0.8
0.7
0.6
0.5
-10 -9 -8 -7 -6 -5 -4 -3 -2 -1 0
Ipin [mA]

VCC = 3.0V
3.30
2.95
2.60
2.25
Vpin [V]
1.90
1.55
-40 °C 25 °C 85 °C 105 °C
1.20
0.85
0.50
-30 -27 -24 -21 -18 -15 -12 -9 -6 -3 0
Ipin [mA]

VCC = 3.3V
3.5
3.2
2.9
2.6
2.3
Vpin [V]
2.0
-40 °C
1.7
1.4 25 °C
1.1
85 °C 105 °C
0.8
0.5
-30 -27 -24 -21 -18 -15 -12 -9 -6 -3 0
Ipin [mA]

Figure 37-279. I/O pin output voltage vs. source current
3.65
3.6 V
3.30 3.3 V
2.95 3.0 V
2.60
2.7 V
Vpin [V]
2.25
1.90
1.8 V
1.55 1.6 V
1.20
0.85
0.50
-24 -21 -18 -15 -12 -9 -6 -3 0
Ipin [mA]

VCC = 1.8V
1.0
0.9
105 °C 85 °C
0.8 25 °C
0.7
-40 °C
0.6
Vpin [V]
0.5
0.4
0.3
0.2
0.1
0.0
0 2 4 6 8 10 12 14 16 18 20
Ipin [mA]

VCC = 3.0V
1.1
105 °C
1.0
85 °C
0.9
25 °C
0.8
-40 °C
0.7
Vpin [V]
0.6
0.5
0.4
0.3
0.2
0.1
0.0
0 3 6 9 12 15 18 21 24 27 30
Ipin [mA]

VCC = 3.3V
1.0 105 °C
85 °C
0.9
0.8 25 °C
0.7 -40 °C
0.6
Vpin [V]
0.5
0.4
0.3
0.2
0.1
0.0
0 3 6 9 12 15 18 21 24 27 30
Ipin [mA]

Figure 37-283. I/O pin output voltage vs. sink current
1.50
1.35
1.20
1.8 V
1.05
1.6 V 2.7 V
0.90 3.0 V
3.3 V
Vpin [V]
0.75 3.6 V
0.60
0.45
0.30
0.15
0.00
0 3 6 9 12 15 18 21 24 27 30
Ipin [mA]

T = 25°C
1.8
VIH
1.6
VIL
1.4
Vthreshold [V]
1.2
1.0
0.8
0.6
0.4
0.2
0.0
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
Vcc [V]

VIH I/O pin read as “1”
1.8 105 °C
85 °C
1.7 25 °C
1.6 -40 °C
1.5
Vthreshold [V]
1.4
1.3
1.2
1.1
1.0
0.9
0.8
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
Vcc [V]

VIL I/O pin read as “0”
1.75
105 °C
1.60 85 °C
25 °C
1.45
-40 °C
1.30
Vthreshold [V]
1.15
1.00
0.85
0.70
0.55
0.40
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
Vcc [V]

Figure 37-287. I/O pin input hysteresis vs. VCC
0.41
0.39
0.37
0.35
0.33
-40 °C
Vthreshold [V]
0.31
0.29
25 °C
0.27
0.25
0.23 85 °C
0.21
0.19 105 °C
0.17
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
Vcc [V]
Figure 37-288. INL error vs. external VREF

T = 25°C, VCC = 3.6V, external reference
1.8
1.7
1.6
Differential Signed
1.5
1.4
INL [LSB]
1.3
1.2
1.1
1
0.9
Single-ended Signed
0.8
0.7
1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3
VREF [V]

Figure 37-289. INL error vs. sample rate
T = 25°C, VCC = 3.6V, VREF = 3.0V external
1.4
1.35
1.3
Differential Mode
1.25
INL [LSB]
1.2
1.15
1.1
1.05
Single-ended Signed
1
0.95
0.9
500 650 800 950 1100 1250 1400 1550 1700 1850 2000
2.0
1.5
1.0
INL [LSB]
0.5
-0.5
-1.0
-1.5
-2.0
0 512 1024 1536 2048 2560 3072 3584 4096
ADC input code

Figure 37-291. DNL error vs. external VREF
T = 25°C, VCC = 3.6V, external reference
0.9
0.88
0.86
Differential Mode
0.84
DNL [LSB]
Single-ended Signed
0.82
0.8
0.78
0.76
0.74
0.72
1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3
VREF [V]
Figure 37-292. DNL error vs. sample rate

T = 25°C, VCC = 3.6V, VREF = 3.0V external
0.9
0.89
Differential Signed
0.88
0.87
0.86
DNL [LSB]
0.85
Single-ended Signed
0.84
0.83
0.82
0.81
0.8
0.79
500 650 800 950 1100 1250 1400 1550 1700 1850 2000

Figure 37-293. DNL error vs. input code
0.8
0.6
0.4
DNL [LSB]
0.2
-0.2
-0.4
-0.6
0 512 1024 1536 2048 2560 3072 3584 4096
ADC Input Code
Figure 37-294. Gain error vs. VREF

T = 25°C, VCC = 3.6V, ADC sampling speed = 500ksps
1
Gain Error [mV]
Differential Mode
0
-1
-2
-3
-4
1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3
VREF [V]

Figure 37-295. Gain error vs. VCC
T = 25°C, VREF = external 1.0V, ADC sampling speed = 500ksps
2.2
1.9
Single-ended Signed
1.6
Gain Error [mV]
1.3
Differential Mode
1
0.7
0.4
0.1
-0.2
-0.5
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]
Figure 37-296. Offset error vs. VREF

-1
-1.1
-1.2
Offset Error [mV]
-1.3
-1.4
-1.5
Differential Mode
-1.6
-1.7
-1.8
-1.9
-2
1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3
VREF [V]

Figure 37-297. Gain error vs. temperature
VCC = 3.0V, VREF = external 2.0V
2
Single-ended Signed
1
Gain Error [mV]
Differential Signed
0
-1
-2
-3
-4
-45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85
Temperature [ºC]
Figure 37-298. Offset error vs. VCC

-0.3
-0.4
-0.5
Offset Error [mV]
-0.6
-0.7
Differential Signed
-0.8
-0.9
-1
-1.1
-1.2
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

Figure 37-299. Noise vs. VREF
1.3
Single-ended Signed
1.15
Noise [mV RMS]
0.85
0.7
0.55
Differential Signed
0.4
1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3
VREF [V]
Figure 37-300. Noise vs. VCC

1.3
1.2
Single-ended Signed
1.1
1
Noise [mV RMS]
0.9

0.7
0.6
0.5
Differential Signed
0.4
0.3
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6
VCC [V]

Figure 37-301. DAC INL error vs. VREF

VCC = 3.6V
1.9
1.8
1.7
1.6
INL [LSB]
1.5
1.4
1.3
1.2 25°C
1.1
1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0
VREF [V]

T = 25°C, VCC = 3.6V.
0.9
0.85
DNL [LSB]
0.8
0.75
0.7
0.65
25ºC
0.6
1.6 1.8 2 2.2 2.4 2.6 2.8 3
VREF [V]

Figure 37-303. DAC noise vs. temperature
VCC = 3.0V, VREF = 2.4V
0.185
0.180
0.175
Noise [mV RMS]
0.170
0.165
0.160
0.155
0.150
-45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105
Temperature [ºC]

High-speed, small hysteresis
14
13 105°C
12 85°C
11
10
VHYST [mV]
25°C
9
7 -40°
6
4
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

Low power, small hysteresis
30
28
105°C
26 85°C
24
25°C
VHYST [mV]
22
20 -40°C
18
16
14
12
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

High-speed mode, large hysteresis
32
30 105°C
85°C
28
26
25°C
VHYST [mV]
24
22
-40°C
20
18
16
14
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

Low power, large hysteresis
68
64
105°C
85°C
60
56
25°C
VHYST [mV]
52
48
-40°C
44
40
36
32
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

Temperature = 25°C
8
7.5
7
6.5
6
5.5
5
4.5 3.6V
4 3.0V
3.5
3
2.2V
2.5 1.8V
2
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
CURRCALIBA[3..0]

VCC = 3.0V.
6.5
5.5
4.5
-40°C
4
25°C
3.5 85°C
3
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
CURRCALIBA[3..0]

T = 25°C, VCC = 3.0V.
0.050
0.025
-0.025
INL [LSB]
-0.050
-0.075
-0.100
25°C
-0.125
-0.150
0 10 20 30 40 50 60 70
SCALEFAC

Figure 37-311. ADC/DAC Internal 1.0V reference vs. temperature
1.0024
1.0020
1.6V
1.0016 1.8V
Bandgap Voltage [V]
1.0012
1.0008
1.0004
1.0000
0.9996 2.7V
3.0V
0.9992
3.6V
0.9988
-40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 100
Temperature [°C]

BOD level = 1.6V
1.596
Rising Vcc
1.593
1.590
1.587
Vbot [V]
1.584
Falling Vcc
1.581
1.578
1.575
1.572
-45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105
Temperature [°C]

BOD level = 3.0V
3.03
3.02
Rising Vcc
3.01
3.00
Vbot [V]
2.99
2.98
Falling Vcc
2.97
2.96
2.95
2.94
-45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105
Temperature [°C]
Figure 37-314. Minimum Reset pin pulse width vs. VCC
135
130
125
120
115
Trst [ns]
110
105
100 105 °C
95 85 °C
90
85
25 °C
-40 °C
80
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
Vcc [V]

Figure 37-315. Reset pin pull-up resistor current vs. reset pin voltage
VCC = 1.8V
80
72
64
56
48
Ireset [uA]
40
32
24
16
-40 °C
8 25 °C
85 °C
0 105 °C
0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8
Vreset [V]
VCC = 3.0V
135
120
105
90
Ireset [uA]
75
60
45
30
-40 °C
15 25 °C
85 °C
0 105 °C
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 2.7 3.0
Vreset [V]

VCC = 3.3V
150
135
120
105
90
Ireset [uA]
75
60
45
30 -40 °C
15 25 °C
85 °C
0 105 °C
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 2.7 3.0 3.3
Vreset [V]
Figure 37-318. Reset pin input threshold voltage vs. VCC

VIH - Reset pin read as “1”
2.20
-40 °C
2.05 25 °C
85 °C
1.90 105 °C
1.75
Vthreshold [V]
1.60
1.45
1.30
1.15
1.00
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]

Figure 37-319. Reset pin input threshold voltage vs. VCC
VIL - Reset pin read as “0”
1.8 105 °C
1.6 85 °C
25 °C
1.4 -40 °C
VTHRESHOLD [V]
1.2
1.0
0.8
0.6
0.4
0.2
0.0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
VCC [V]
Figure 37-320. Power-on reset current consumption vs. VCC

BOD level = 3.0V, enabled in continuous mode
700 -40 °C
600 25 °C
500 85 °C
105 °C
ICC [µA]
400
300
200
100
0
0.4 0.7 1.0 1.3 1.6 1.9 2.2 2.5 2.8
VCC [V]

Figure 37-321. Power-on reset current consumption vs. VCC
BOD level = 3.0V, enabled in sampled mode
650
-40 °C
585
520
25 °C
455
85
° °C
390 105°°C
ICC [µA]
325
260
195
130
65
0
0.4 0.7 1 1.3 1.6 1.9 2.2 2.5 2.8
VCC [V]
33.75
33.50
33.25
33.00
32.75
Frequency [kHz]
32.50
32.25
32.00
31.75 3.6 V
31.50 3.3 V
3.0 V
31.25 2.7 V
31.00 1.8 V
30.75
1.6 V
-40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 100
Temperature [°C]

Figure 37-323. 32.768kHz internal oscillator frequency vs. temperature
32.82
3.6 V
32.79 3.3 V
32.76 3.0 V
32.73 2.7 V
32.70 2.2 V
Frequency [kHz]
32.67
1.8 V
32.64
32.61
32.58
32.55
32.52
32.49
32.46
-40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 100
Temperature [°C]
Figure 37-324. 32.768kHz internal oscillator frequency vs. calibration value

VCC = 3.0V, T = 25°C
52
3.0 V
49
46
43
Frequency [kHz]
40
37
34
31
28
25
22
0 24 48 72 96 120 144 168 192 216 240 264
RC32KCA L[7..0]

Figure 37-325. 2MHz internal oscillator frequency vs. temperature

DFLL disabled
2.16
2.14
2.12
2.10
Frequency [MHz]
2.08
2.06
2.04
3.6 V
2.02
3.3 V
2.00 3.0 V
2.7 V
1.98 2.2 V
1.8 V
1.96
-40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 100
Temperature [°C]

DFLL enabled, from the 32.768kHz internal oscillator
2.006
2.004 3.6 V
3.3 V
2.002
3.0 V
2.000
2.7 V
1.998 2.2 V
Frequency [MHz]
1.996 1.8 V
1.994
1.992
1.990
1.988
1.986
1.984
1.982
1.980
-40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 100
Temperature [°C]

Figure 37-327. 2MHz internal oscillator CALA calibration step size
VCC = 3V
0.30
0.28
0.26
0.24
Step Size [%]
0.22
0.20
-40 °C
0.18 25 °C
0.16 85 °C
0.14 105 °C
0 10 20 30 40 50 60 70 80 90 100 110 120 130
CALA

DFLL disabled
36.00
35.55
35.10
34.65
Frequency [MHz]
34.20
33.75
33.30
32.85
3.6 V
32.40 3.3 V
3.0 V
31.95
2.7 V
31.50 2.2 V
1.8 V
31.05
-40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 100
Temperature [°C]

32.05
32.02 1.8 V
2.2 V
31.99
2.7 V
31.96 3.0 V
31.93 3.3 V
Frequency [MHz]
31.90
3.6 V
31.87
31.84
31.81
31.78
31.75
31.72
31.69
31.66
-40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 100
Temperature [°C]

VCC = 3.0V
0.32
0.29
0.26
Step Size [%]
0.23
-40 °C
0.20
0.17 105 °C
85 °C
25 °C
0.14
0 10 20 30 40 50 60 70 80 90 100 110 120 130
CALA


DFLL disabled
53.9
53.2
52.5
51.8
Frequency [MHz]
51.1
50.4
49.7
49.0
3.6 V
48.3 3.3 V
3.0 V
47.6
2.7 V
46.9 2.2 V
46.2 1.8 V
-40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 100
Temperature [°C]

48.3
1.8 V
48.2 2.2 V
2.7 V
48.1
3.0 V
3.3 V
3.6 V
Frequency [MHz]
48.0
47.9
47.8
47.7
47.6
47.5
-40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 100
Temperature [°C]

VCC = 3V
0.28
0.26
0.24
Step Size [%]
0.22
0.2
-40 °C
0.18
0.16 105 °C
85 °C
0.14 25 °C
0 10 20 30 40 50 60 70 80 90 100 110 120 130
CALA
Figure 37-334. SDA hold time vs. supply voltage
300
295
290
285
105°C
Holdtime [ns]
280 85°C
275
270 25°C
265
- 40°C
260
2.6 2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5 3.6
Vcc [V]

Figure 37-335. Maximum PDI frequency vs. VCC
31 -40 °C
25 °C
85 °C
28
105 °C
Frequency max [MHz]
25
22
19
16
13
10
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6
Vcc [V]

38. Errata
38.1 ATxmega16A4U
38.1.1 Rev. E
z ADC may have missing codes in SE unsigned mode at low temp and low Vcc
z CRC fails for Range CRC when end address is the last word address of a flash section
z AWeX fault protection restore is not done correct in Pattern Generation Mode
1. ADC may have missing codes in SE unsigned mode at low temp and low Vcc
The ADC may have missing codes i single ended (SE) unsigned mode below 0C when Vcc is below 1.8V.
Problem fix/Workaround
Use the ADC in SE signed mode.
2. CRC fails for Range CRC when end address is the last word address of a flash section
If boot read lock is enabled, the range CRC cannot end on the last address of the application section. If applica-
tion table read lock is enabled, the range CRC cannot end on the last address before the application table.
Ensure that the end address used in Range CRC does not end at the last address before a section with read lock
enabled. Instead, use the dedicated CRC commands for complete applications sections.
3. AWeX fault protection restore is not done correct in Pattern Generation Mode
When a fault is detected the OUTOVEN register is cleared, and when fault condition is cleared, OUTOVEN
is restored according to the corresponding enabled DTI channels. For Common Waveform Channel Mode
(CWCM), this has no effect as the OUTOVEN is correct after restoring from fault. For Pattern Generation
Mode (PGM), OUTOVEN should instead have been restored according to the DTLSBUF register.
For CWCM no workaround is required.
For PGM in latched mode, disable the DTI channels before returning from the fault condition. Then, set cor-
rect OUTOVEN value and enable the DTI channels, before the direction (DIR) register is written to enable
the correct outputs again.
38.1.2 Rev. A - D
Not sampled.

38.2 ATxmega32A4U
38.2.1 Rev. E
38.2.2 Rev. A - D
Not sampled.

38.3 ATxmega64A4U
38.3.1 Rev. D
38.3.2 Rev. C

38.3.3 Rev. A - B
Not sampled.

38.4 ATxmega128A4U
38.4.1 rev. A

39. Datasheet Revision History
Please note that the referring page numbers in this section are referred to this document. The referring revision in this
section are referring to the document revision.
39.1 8387H –09/2014
Updated “Ordering Information” on page 2. Added ordering information for ATxmega16A4U/32A4U/64A4U/128A4U @

1.
105°C
2. Updated the Application Table Section from 4K/4K/4K/4K to 8K/4K/4K/4K in the Figure 7-1 on page 14
Updated Table 36-4 on page 74, Table 36-36 on page 95, Table 36-68 on page 117 and Table 36-100 on page 139. Added
3.
Icc Power-down power consumption for T=105°C for all functions disabled and for WDT and sampled BOD enabled
Updated Table 36-20 on page 84, Table 36-52 on page 105, Table 36-84 on page 127 and Table 36-116 on page 149.
4.
Updated all tables to include values for T=85°C and T=105°C. Removed T=55°C
Added 105°C Typical Characterization plots for:

ATxmega16A4U
5. ATxmega32A4U
ATxmega64A4U
ATxmega128A4U
Changed Vcc to AVcc in Figure 28-1 on page 50 and in the text in Section 28. “ADC – 12-bit Analog to Digital Converter” on
6.
page 49 andSection 30. “AC – Analog Comparator” on page 53.
7. Changed values for 128A4U in Table 7-3 on page 17. Page size = 128, FWORD = Z(6:0)
Changed unit notation for parameter tSU;DAT to ns in Table 36-32 on page 92, Table 36-64 on page 113, and Table 36-128
8.
on page 157.
39.2 8387G – 03/2014
1. Removed “Preliminary” from the datasheet
2. Updated “Errata” on page 327: added ERRATA “Rev. D” and “Rev. C” for “ATxmega64A4U” on page 329
39.3 8387F – 01/2014
1. Removed JTAG references from the datasheet
2. Updated Figure 30-1 on page 54. The positive Mux has two “Input” while the negative Mux has four “Input”
39.4 8387E – 11/2013
Updated Flash size column in “Ordering Information” on page 2 for:

1.
ATxmega128A4U-AU, ATxmega128A4U-AUR, ATxmega128A4U-MH and ATxmega128A4U-MHR

39.5 8387D – 02/2013
1. Updated typos in “Ordering Information” on page 2.
2. Updated PE2 and PE3 pins in “Pinout/Block Diagram” on page 4 to indicate that these can be used as TOSC pins.
3. Renamed pin 19 from VDD to VCC in Figure 2-1 on page 4.
4. Updated page size for ATxmega128A4U in Table 7-3 on page 17.
5. Added column for TWI using external driver interface in Table 32-3 on page 59.
6. Updated ATxmega16A4U leakage current in Table 36-7 on page 77.
7. Added application erase time for ATxmega16A4U in Table 36-21 on page 84.
Updated limits for VIH and VIL:

ATxmega16A4U: Table 36-7 on page 77
8. ATxmega32A4U: Table 36-39 on page 98
ATxmega128A4U:Table 36-103 on page 142
Updated DAC clock and timing characteristics:

ATxmega128A4U: Table 36-109 on page 145.
10. Updated ATxmega16A4U “ External clock characteristics” on page 86.
Added ESR parameter to the External 16MHz crystal oscillator and XOSC characteristics:
ATxmega128A4U: Table 36-125 on page 152.
12. Updated ATxmega32A4U leakage current in Table 36-39 on page 98.
Updated ATxmega32A4U current consumption in electrical characteristics section, see “Current consumption” on
15.
page 117.
16. Updated electrical characteristics for “ATxmega64A4U” on page 115.
17. Updated typical characteristics for “ATxmega64A4U” on page 243.
39.6 8387C – 03/2012
1. Updated “Ordering Information” on page 2. Added a new package PW.
2. Updated “Packaging information” on page 68. A new package PW added.
3. Updated the Table 36-4 on page 74 with new values for ICC active power consumption.
4. Updated all typical characteristics in “ Active mode supply current” on page 159.

5. Updated all typical characteristics in “Power-down mode supply current” on page 166.
6. Added electrical characteristics for “ATxmega32A4U” on page 93.
9. Added typical characteristics for “ATxmega64A4U” on page 243
10. Added typical characteristics for “ATxmega64A4U” on page 243.
12. Added typical characteristics for “ATxmega128A4U” on page 285.
13. Updated “Errata” on page 327.
14. Used Atmel new datasheet template that includes Atmel new addresses on the last page.
39.7 8387B – 12/2011
1. Updated Figure 2-1 on page 4: “Block Diagram and QFN/TQFP pinout”
2. Updated Figure 3-1 on page 7: “XMEGA A4U Block Diagram”
3. Updated “Overview” on page 13.
4. Updated “ADC – 12-bit Analog to Digital Converter” on page 49.
5. Updated Figure 28-1 on page 50: “ADC overview.”
6. Updated “Instruction Set Summary” on page 63.
7. Updated “Electrical Characteristics” on page 72.
8. Updated “Typical Characteristics” on page 159.
9. The order of several figures in the chapter “Typical Characteristics” has been changed
10. Several new figures have been added to and some figures have been removed from chapter “Typical Characteristics”
11. Several minor changes/corrections in text and figures have been performed
12. Table 32-2 on page 59 has been corrected
16. The heading ”I/O Pin Characteristics” on page 164 has been corrected (the text “and Reset” has been removed)
39.8 8387A – 07/2011
1. Initial revision.

Table of Contents
1. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
2. Pinout/Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
3. Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
3.1 Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
4. Resources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
4.1 Recommended reading. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
5. Capacitive touch sensing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

6. AVR CPU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
6.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
6.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
6.3 Architectural Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
6.4 ALU - Arithmetic Logic Unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
6.5 Program Flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
6.6 Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
6.7 Stack and Stack Pointer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
6.8 Register File . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
7. Memories . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
7.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
7.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
7.3 Flash Program Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
7.4 Fuses and Lock bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
7.5 Data Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
7.6 EEPROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
7.7 I/O Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
7.8 Data Memory and Bus Arbitration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
7.9 Memory Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
7.10 Device ID and Revision. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
7.11 I/O Memory Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
7.12 Flash and EEPROM Page Size . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
8. DMAC – Direct Memory Access Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

8.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
8.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
9. Event System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
9.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
9.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
10. System Clock and Clock options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

10.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
10.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
10.3 Clock Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
11. Power Management and Sleep Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

11.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
XMEGA A4U [DATASHEET] i

11.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
11.3 Sleep Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
12. System Control and Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

12.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
12.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
12.3 Reset Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
12.4 Reset Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
13. WDT – Watchdog Timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

13.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
13.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
14. Interrupts and Programmable Multilevel Interrupt Controller . . . . . . . . . . . . . . . . 29

14.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
14.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
14.3 Interrupt vectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
15. I/O Ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

15.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
15.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
15.3 Output Driver. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
15.4 Input sensing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
15.5 Alternate Port Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
16. TC0/1 – 16-bit Timer/Counter Type 0 and 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

16.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
16.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
17. TC2 - Timer/Counter Type 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

17.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
17.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
18. AWeX – Advanced Waveform Extension . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

18.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
18.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
19. Hi-Res – High Resolution Extension . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

19.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
19.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
20. RTC – 16-bit Real-Time Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

20.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
20.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
21. USB – Universal Serial Bus Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

21.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
21.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
22. TWI – Two-Wire Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

22.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
22.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
23. SPI – Serial Peripheral Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
XMEGA A4U [DATASHEET] ii

23.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
23.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
24. USART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
24.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
24.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
25. IRCOM – IR Communication Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

25.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
25.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
26. AES and DES Crypto Engine . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

26.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
26.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
27. CRC – Cyclic Redundancy Check Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48

27.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
27.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
28. ADC – 12-bit Analog to Digital Converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49

28.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
28.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
29. DAC – 12-bit Digital to Analog Converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51

29.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
29.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
30. AC – Analog Comparator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53

30.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
30.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
31. Programming and Debugging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55

31.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
31.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
32. Pinout and Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55

32.1 Alternate Pin Function Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
32.2 Alternate Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
33. Peripheral Module Address Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

34. Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
35. Packaging information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
35.1 44A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
35.2 PW . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
35.3 44M1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
35.4 49C2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
36. Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72

36.1 ATxmega16A4U . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
36.2 ATxmega32A4U . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
36.3 ATxmega64A4U . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115
36.4 ATxmega128A4U . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
XMEGA A4U [DATASHEET] iii

37. Typical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159
37.1 ATxmega16A4U . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159
37.2 ATxmega32A4U . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 201
37.3 ATxmega64A4U . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 243
37.4 ATxmega128A4U . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 285
38. Errata . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 327

38.1 ATxmega16A4U . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 327
38.2 ATxmega32A4U . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 328
38.3 ATxmega64A4U . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 329
38.4 ATxmega128A4U . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 331
39. Datasheet Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 332

39.1 8387H – 05/2014 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 332
39.2 8387G – 03/2014 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 332
39.3 8387F – 01/2014 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 332
39.4 8387E – 11/2013. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 332
39.5 8387D – 02/2013 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 332
39.6 8387C – 03/2012 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 333
39.7 8387B – 12/2011. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 334
39.8 8387A – 07/2011. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 334
XMEGA A4U [DATASHEET] iv

XXXXXX
Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA T: (+1)(408) 441.0311 F: (+1)(408) 436.4200 | www.atmel.com
© 2014 Atmel Corporation. / Rev.: Atmel-8387H-AVR-ATxmega16A4U-32A4U-64A4U-128A4U-Datasheet_09/2014.
Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and
other countries. Other terms and product names may be trademarks of others.
DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right
is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE
ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS
INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT
SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES
FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS
BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this
document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information
contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended,
authorized, or warranted for use as components in applications intended to support or sustain life.
SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where
the failure of such products would reasonably be expected to result in significant personal injury or death (“Safety-Critical Applications”) without an Atmel officer's specific written
consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems.
Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are
not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.

Micro Atxmega PDF

Uploaded by

Copyright:

Available Formats

Micro Atxmega PDF

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Micro Atxmega PDF

Uploaded by

Copyright:

Available Formats

8/16-bit Atmel XMEGA Microcontroller

z High-performance, low-power Atmel® AVR® XMEGA® 8/16-bit Microcontroller

XMEGA A4U [DATASHEET] 2

Factory automation RF and ZigBee® Power tools

Building control USB connectivity HVAC

Board control Sensor control Utility metering

White goods Optical Medical applications

XMEGA A4U [DATASHEET] 3

Power Programming, debug, test

PA5 1 DATA BUS

Sleep Real Time Watchdog Reset

PB1 5 Interrupt BUS 29 PE1

PB2 6 Internal DMA

XMEGA A4U [DATASHEET] 4

Table 2-1. BGA pinout

A PA3 AVCC GND PR1 PR0 PDI_DATA PE3

C PA5 PA2 PA6 PA7 GND PE1 GND

D PB1 PB2 PB3 PB0 GND PD7 PE0

E GND GND PC3 GND PD4 PD5 PD6

F VCC PC0 PC4 PC6 PD0 PD1 PD3

G PC1 PC2 PC5 PC7 GND VCC PD2

XMEGA A4U [DATASHEET] 5

XMEGA A4U [DATASHEET] 6

Figure 3-1. XMEGA A4U Block Diagram

Digital function Programming, debug, test

DATA BUS Watchdog

PA[0..7] PORT A (8) Event System Oscillator

DACB NVM Controller

EVENT ROUTING NETWORK

PORT C (8) PORT D (8) PORT E (4)

PC[0..7] PD[0..7] PE[0..3]

XMEGA A4U [DATASHEET] 7

4.1 Recommended reading

5. Capacitive touch sensing

XMEGA A4U [DATASHEET] 8

6.3 Architectural Overview

XMEGA A4U [DATASHEET] 9

6.4 ALU - Arithmetic Logic Unit

XMEGA A4U [DATASHEET] 10

6.4.1 Hardware Multiplier

6.5 Program Flow

6.6 Status Register

6.7 Stack and Stack Pointer

XMEGA A4U [DATASHEET] 11

6.8 Register File

XMEGA A4U [DATASHEET] 12

XMEGA A4U [DATASHEET] 13

Table 7-1. Flash Program Memory (Hexadecimal address).

ATxmega128A4U ATxmega64A4U ATxmega32A4U ATxmega16A4U

EFFF / 77FF / 37FF / 17FF

F000 / 7800 / 3800 / 1800 Application Table Section

10000 / 8000 / 4000 / 2000 Boot Section

7.3.1 Application Section

7.3.2 Application Table Section

7.3.3 Boot Loader Section

XMEGA A4U [DATASHEET] 14

Device Device ID bytes

Byte 2 Byte 1 Byte 0

7.3.5 User Signature Row