v460hj1 l01 Cmi Mei

Global LCD Panel Exchange Center www.panelook.
com
PRODUCT SPECIFICATION
□ Tentative Specification
□ Preliminary Specification
■ Approval Specification
MODEL NO.: V460HJ1

SUFFIX: L01
Customer:
APPROVED BY SIGNATURE
Name / Title
Note
Please return 1 copy for your confirmation with your

signature and comments.
Approved By Checked By Prepared By
Chao-Chun Chung Ken Wu Jim Ho
Version 2.0 1 DateΚ

Κ04, Nov. 2011
The copyright belongs to CHIMEI Innolux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
CONTENTS
1. GENERAL DESCRIPTION ......................................................................................................................................................... 5

1.1 OVERVIEW ..........................................................................................................................................................5
1.2 FEATURES ..........................................................................................................................................................5
1.3 APPLICATION ......................................................................................................................................................5
1.4 GENERAL SPECIFICATIONS .............................................................................................................................5
1.5 MECHANICAL SPECIFICATIONS .......................................................................................................................6
2. ABSOLUTE MAXIMUM RATINGS .......................................................................................................................................... 7

2.1 ABSOLUTE RATINGS OF ENVIRONMENT........................................................................................................ 7
2.2 PACKAGE STORAGE..........................................................................................................................................8
2.3 ELECTRICAL ABSOLUTE RATINGS ..................................................................................................................8
2.3.1 TFT LCD MODULE .................................................................................................................................... 8
2.3.2 BACKLIGHT T-BALANCE BOARD UNIT .................................................................................................. 8
3. ELECTRICAL CHARACTERISTICS ......................................................................................................................................... 9

3.1 TFT LCD MODULE ..............................................................................................................................................9
3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION.........................................................................................12
3.2.1 LAMP SPECIFICATION (Ta = 25 ± 2 ºC) ............................................................................................12
3.2.2 T-BALANCE BOARD INTERFACE CHARACTERISTICS....................................................................... 12
4. BLOCK DIAGRAM OF INTERFACE ...................................................................................................................................... 14

4.1 TFT LCD MODULE ............................................................................................................................................14
5. INPUT TERMINAL PIN ASSIGNMENT................................................................................................................................ 15

5.1 TFT LCD INTERFACE ....................................................................................................................................... 15
5.2 BLU UNIT ...........................................................................................................................................................17
5.3 T-BALANCE BOARD UNIT ................................................................................................................................18
5.2 BLOCK DIAGRAM OF INTERFACE ..................................................................................................................19
5.5 LVDS INTERFACE .............................................................................................................................................21
5.6 COLOR DATA INPUT ASSIGNMENT ................................................................................................................22
6. INTERFACE TIMING................................................................................................................................................................ 23
6.1 INPUT SIGNAL TIMING SPECIFICATIONS ...................................................................................................... 23
6.2 POWER ON/OFF SEQUENCE..........................................................................................................................26
7. OPTICAL CHARACTERISTICS............................................................................................................................................... 27
7.1 TEST CONDITIONS...........................................................................................................................................27
Κ04, Nov. 2011
7.2 OPTICAL SPECIFICATIONS .............................................................................................................................28
8 PRECAUTIONS ........................................................................................................................................................................... 32
8.1 ASSEMBLY AND HANDLING PRECAUTIONS ................................................................................................. 32
8.2 SAFETY PRECAUTIONS .................................................................................................................................. 32
8.3 SAFETY REVIEW ..............................................................................................................................................32
8.3.1 SAFETY STANDARDS ............................................................................................................................32
9. DEFINITION OF LABELS......................................................................................................................................................... 33
9.1 CMI MODULE LABEL ........................................................................................................................................ 33
10. PACKAGING............................................................................................................................................................................ 34
10.1 PACKAGING SPECIFICATIONS .....................................................................................................................34
10.2 PACKAGING METHOD.................................................................................................................................... 34
11. MECHANICAL CHARACTERISTIC .................................................................................................................................... 36

Κ04, Nov. 2011
REVISION HISTORY
Version Date Page(New) Section Description
Ver. 2.0 Nov.04, 2011 All All The approval specification was first issued.

Κ04, Nov. 2011
1. GENERAL DESCRIPTION
1.1 OVERVIEW
V460HJ1-L01 is a 46” TFT Liquid Crystal Display module with 12-CCFL Backlight unit and 2ch-LVDS interface.
This module supports 1920 x 1080 Full HDTV format and can display 16.7M colors (8-bit/color). The balance
board module for backlight isn’t built-in.
1.2 FEATURES
Ё High brightness (350 nits)
Ё High contrast ratio (4000:1)
Ё High color saturation (NTSC 72%)
Ё Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
Ё DE (Data Enable) only mode
Ё LVDS (Low Voltage Differential Signaling) interface
Ё Optimized response time for 60 Hz frame rate
Ё Ultra wide viewing angle : Super MVA technology
Ё RoHS compliance
1.3 APPLICATION
Ё Standard Living Room TVs
Ё Public Display Application
Ё Home Theater Application
Ё MFM Application
1.4 GENERAL SPECIFICATIONS
Item Specification Unit Note
Active Area 1018.08(H) x 572.67(V) (46” diagonal) mm

(1)
Bezel Opening Area 1024.4(H) x 578.6(V) mm
Driver Element a-si TFT active matrix - -
Pixel Number 1920 x R.G.B. x 1080 pixel -

Pixel Pitch(Sub Pixel) 0.17675(H) x 0.53025(V) mm -
Pixel Arrangement RGB vertical stripe - -
Display Colors 16.7M color -

Display Operation Mode Transmissive mode / Normally Black - -
Surface Treatment Super Wide View Glare coating, Hard coating (3H) - (3)
Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.
Note (2) Please refer sec 3.1 and 3.2 for more information of Power consumption
Note (3) The spec. of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.

Κ04, Nov. 2011
1.5 MECHANICAL SPECIFICATIONS

Item Min. Typ. Max. Unit Note
Horizontal (H) 1081.8 1083 1084.2 mm (1)
Vertical (V) 626 627 628 mm (1)

Module Size
Depth (D) -- mm (2)
Depth (D) 50 51 52 mm (3)
Weight 10780 11280 11780 g -
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Note (2) Module Depth is between bezel to T-CON cover.
Note (3) Module Depth is between bezel to rear.

Κ04, Nov. 2011
2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Value
Item Symbol Unit Note
Min. Max.
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 50 ºC (1), (2)
Shock (Non-Operating) SNOP - 35 G (3), (5)
Vibration (Non-Operating) VNOP - 1.0 G (4), (5)
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The maximum operating temperature is based on the test condition that the surface temperature of
display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in final product design to prevent the surface temperature
of display area from being over 65 ºC. The range of operating temperature may degrade in case of
improper thermal management in final product design.
Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, ± Z.
Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that
the module would not be twisted or bent by the fixture.

Κ04, Nov. 2011
2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.
(a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to
store the module with temperature from 0 to 35 к at normal humidity without condensation.
(b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent
light.
2.3 ELECTRICAL ABSOLUTE RATINGS
2.3.1 TFT LCD MODULE
Value
Min. Max.
Power Supply Voltage VCC -0.3 13.5 V

(1)
Logic Input Voltage VIN -0.3 3.6 V
2.3.2 BACKLIGHT T-BALANCE BOARD UNIT
Value
Min. Max.
Lamp Voltage VW Ё 3000 VRMS
Input Voltage VBL 0 170 V (1)
Control Signal Level Ё -0.3 7 V (1)
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
Note (2) No moisture condensation or freezing.

Κ04, Nov. 2011
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
(Ta = 25 ± 2 ºC)
Value
Parameter Symbol Unit Note
Min. Typ. Max.
Power Supply Voltage VCC 10.8 12 13.2 V (1)
Rush Current IRUSH Ё Ё 2 A (2)
Power consumption PT Ё 8.064 8.928 W (3)
White Pattern Ё Ё 0.384 Ё A
Power Supply Current Horizontal Stripe Ё Ё 0.672 0.744 A (4)
Black Pattern Ё Ё 0.384 Ё A

Differential Input High
VLVTH +100 Ё Ё mV
Threshold Voltage
Differential Input Low
VLVTL Ё Ё -100 mV
Threshold Voltage
LVDS
Common Input Voltage VCM 1.0 1.2 1.4 V (5)
interface
Differential input voltage
|VID| 200 Ё 600 mV
(single-end)
Terminating Resistor RT Ё 100 Ё ohm
Input High Threshold Voltage VIH 2.7 Ё 3.3 V

CMIS
interface
Input Low Threshold Voltage VIL 0 Ё 0.7 V
Note (1) The module should be always operated within the above ranges.

Κ04, Nov. 2011
Vcc rising time is 470us

51Ө
0.9Vcc
0.1Vcc
GND
470us
Note (3) The Specified Power consumption is under Horizontal Stripe pattern.
Note (4) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 ºC, fv = 60 Hz,
whereas a power dissipation check pattern below is displayed.

Κ04, Nov. 2011
a. White Pattern b. Black Pattern
Active Area Active Area
c. Horizontal Pattern
Note (4) The LVDS input characteristics are as follows :

Κ04, Nov. 2011
3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION

3.2.1 LAMP SPECIFICATION (Ta = 25 ± 2 ºC)
Value
Min. Typ. Max.
Lamp Input Voltage VW - 970 - VRMS IL=14.5mA
Lamp Current IL 14 14.5 15 mARMS
- - 1670 VRMS (1) , Ta = 0 ºC

Lamp Turn On Voltage VS
- - 1390 VRMS (1) , Ta = 25 ºC
Operating Frequency FO 40 - 80 KHz (2)
Lamp Life Time LBL 50,000 - - Hrs (3)
3.2.2 T-BALANCE BOARD INTERFACE CHARACTERISTICS

(Ta = 25 ± 2 ºC)
Value
Min. Typ. Max.
Input Voltage VBL+ Ё +90 Ё V Sine Wave
Input Voltage VBL- Ё -90 Ё V Sine Wave
Total Power Consumption PBL Ё 148.5 154.8 W IL =14.5mA
Total Input Current IBL Ё 1.65 1.72 A Non Dimming
Oscillating Frequency FW 38 40 42 KHz
Individual Lamp Current IL 14.0 14.5 15.0 mA (3)
Protection Circuit Supply

Vcc 5 5.5 V
Voltage
High Ё 5 Ё V Normal Operation
Input Connector
CNT
Detection
Low 0 Ё 0.8 V Input Connector Open
High 2 Ё Ё V Lamp Open

Lamp Detection PT
Low Ё Ё 1.4 V Normal Operation
Dimming Frequency FB 150 160 170 Hz
Minimum Duty Ratio DMIN Ё 20 Ё %

Κ04, Nov. 2011
Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring
master and slave board.
Note (2) The lamp starting voltage VS should be applied to the lamp for more than 1 second after startup.
Otherwise the lamp may not be turned on.
Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the
display input signals, and it may result in line flow on the display. In order to avoid interference,
the lamp frequency should be detached from the horizontal synchronous frequency and its
harmonics as far as possible.
Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value
and the effective discharge length is longer than 80% of its original length (Effective discharge
length is defined as an area that has equal to or more than 70% brightness compared to the
brightness at the center point of lamp.) as the time in which it continues to operate under the
condition at Ta = 25 ±2к and IL = (14.0~ 15.0) mArms.
Note (5) The IPI/IPB should design proper protection circuit to shut down if abnormal signals occurred of
CNT/PT/FB

Κ04, Nov. 2011
4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE
ERX0(+/-)
ERX1(+/-)
(B-F,187059-51221 (P-TWO)) or equivalent
SCAN DRIVER
ERX2(+/-)
ERX3(+/-)
ECLK(+/-)
TFT LCD PANEL
(1920x3x1080)
INPUT CONNECTOR
ORX0(+/-) TIMING
ORX1(+/-) CONTROLLER
ORX2(+/-)
ORX3(+/-)
OCLK(+/-)
Data Driver (mini-LVDS)
SELLVDS
DC/DC CONVERTER
VIN
GND
VBL+ T-Balance Board

VBL-
CN1:
SGND
CI0112M1HR0-LA(Cvilux) BACKLIGHT
Vcc or S12B-PH-SM3-TB (JST)
CNT UNIT
PT CN2-CN13: Cvilux
FB1 CPLB0VA100B-NH
FB2

Κ04, Nov. 2011
5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD INTERFACE
CNF1 Connector Part No.: JAE Taiwan (‫؀‬᨜౰़ሽ՗) FI-RE51S-HF-CM-R1500 or equivalent.
Pin Name Description Note
1 VCC +12V power supply
6 N.C. No Connection (3)
7 GND Ground
8 GND Ground
9 GND Ground
10 ORX0- Odd pixel Negative LVDS differential data input. Channel 0
11 ORX0+ Odd pixel Positive LVDS differential data input. Channel 0
(1)
16 GND Ground
17 OCLK- Odd pixel Negative LVDS differential clock input
(1)
18 OCLK+ Odd pixel Positive LVDS differential clock input.
19 GND Ground
(1)
22 N.C. No Connection
(3)
24 GND Ground
25 ERX0- Even pixel Negative LVDS differential data input. Channel 0
26 ERX0+ Even pixel Positive LVDS differential data input. Channel 0
(1)
31 GND Ground
32 ECLK- Even pixel Negative LVDS differential clock input.
(1)
33 ECLK+ Even pixel Positive LVDS differential clock input.
34 GND Ground
(1)
(3)
39 GND Ground
40 SCL EEPROM Serial Clock
(3)
43 WP EEPROM Write Protection
44 SDA EEPROM Serial Data
45 SELLVDS LVDS data format selection (4)(5)
46 N.C. No Connection (3)
Κ04, Nov. 2011
Note (1) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the
second pixel is even pixel
Note (2) LVDS connector pin order defined as follows
Note (3) Reserved for internal use. Please leave it open.

Note (4)
SELLVDS Mode
L(default) or Open JEIDA
H VESA
L: Connect to GND, H: Connect to +3.3V
Note (5) LVDS signal pin connected to the LCM side has the following diagram.
R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)

Κ04, Nov. 2011
5.2 BLU UNIT

The pin configuration for the housing and the leader wire is shown in the table below.
Pin Name Description Wire Color

1 HV High Voltage White
2 HV High Voltage Pink
1 HV(White)
2 HV(Pink)
1 HV(White)
2 HV(Pink)
1 HV(White)
2 HV(Pink)

Κ04, Nov. 2011
5.3 T-BALANCE BOARD UNIT

CN1: CI0112M1HR0-LA (CviLux) or S12B-PH-SM3-TB (JST)
Pin № Signal name Feature
1 VBL+ +90 V Sine Wave
2 VBL+ +90 V Sine Wave
3 N.C No Connect
4 VBL- -90 V Sine Wave
5 VBL- -90 V Sine Wave
6 N.C No Connect
7 SGND Signal GND
8 VCC 5V
9 CNT +5V
10 PT +2V
11 FB1 Lamp current feedback 1
12 FB2 Lamp current feedback 2
CN2-CN13: CPLB0VA100B-NH (CviLux)
Pin № Signal name Feature
1 CFL HOT CFL High voltage

Κ04, Nov. 2011
5.2 BLOCK DIAGRAM OF INTERFACE
ERx0+
RxOUT
TxIN ERx0-
ER0-ER7 ER0-ER7
ERx1+
EG0-EG7 EG0-EG7
ERx1-
EB0-EB7 EB0-EB7
ERx2+
DE DE
ERx2-
OR0-OR7 OR0-OR7
OG0-OG7 OG0-OG7
OB0-OB7 OB0-OB7
ECLK+
DCLK PLL ECLK- PLL DCLK
Host
Graphics Timing
Controller Controller
51Ө
100pF
51Ө
51Ө
100pF
ORx1-
ORx2+ 51Ө
100pF
ORx2-
51Ө
ORx3+ 51Ө
100pF
ORx3-
51Ө
OCLK+ 51Ө
100pF
OCLK-
51Ө

Κ04, Nov. 2011
ER0~ER7: Even pixel R data

EG0~EG7: Even pixel G data
EB0~EB7: Even pixel B data
OR0~OR7: Odd pixel R data
OG0~OG7: Odd pixel G data
OB0~OB7: Odd pixel B data
DE: Data enable signal
DCLK: Data clock signal
Note (1) The system must have the transmitter to drive the module.
Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is
used differentially.
Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the
second pixel is even pixel.

Κ04, Nov. 2011
5.5 LVDS INTERFACE

VESA FormatΚSELLVDS=H
Current F\FOH
RXCLK̈́
ORX0̈́ G0 R5 R4 R3 R2 R1 R0
ORX1̈́ B1 B0 G5 G4 G3 G2 G1
ORX2̈́ DE VS HS B5 B4 B3 B2
ORX3̈́ RSVD B7 B6 G7 G6 R7 R6
ERX0̈́ G0 R5 R4 R3 R2 R1 R0
ERX1̈́ B1 B0 G5 G4 G3 G2 G1
ERX2̈́ DE VS HS B5 B4 B3 B2
ERX3̈́ RSVD B7 B6 G7 G6 R7 R6
JEIDA FormatΚSELLVDS=L or Open

Current F\FOH
RXCLK̈́
ORX0̈́ G2 R7 R6 R5 R4 R3 R2
ORX1̈́ B3 B2 G7 G6 G5 G4 G3
ORX2̈́ DE VS HS B7 B6 B5 B4
ORX3̈́ RSVD B1 B0 G1 G0 R1 R0
G2 R7 R6 R5 R4 R3 R2
ERX0̈́
ERX1̈́ B3 B2 G7 G6 G5 G4 G3
ERX2̈́ DE VS HS B7 B6 B5 B4
ERX3̈́ RSVD B1 B0 G1 G0 R1 R0

Κ04, Nov. 2011
R0~R7: Pixel R Data (7; MSB, 0; LSB)

G0~G7: Pixel G Data (7; MSB, 0; LSB)
B0~B7: Pixel B Data (7; MSB, 0; LSB)
DE: Data enable signal
DCLK: Data clock signal
Notes (1) RSVD (reserved) pins on the transmitter shall be “H” or “L”.
5.6 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color.
The higher the binary input, the brighter the color. The table below provides the assignment of the color versus
data input.
Data Signal
Color Red Green Blue
R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0
Black 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Green 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0
Basic Blue 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
Colors Cyan 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Magenta 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
Yellow 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0
White 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Red (0) / Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red (1) 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red (2) 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Gray
: : : : : : : : : : : : : : : : : : : : : : : : :
Scale
: : : : : : : : : : : : : : : : : : : : : : : : :
Of
Red (253) 1 1 1 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red
Red (254) 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red (255) 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Green (0) / Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Green (1) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
Green (2) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
Gray
: : : : : : : : : : : : : : : : : : : : : : : : :
Scale
: : : : : : : : : : : : : : : : : : : : : : : : :
Of
Green (253) 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 1 0 0 0 0 0 0 0 0
Green
Green (254) 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0
Green (255) 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0
Blue (0) / Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Blue (1) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Blue (2) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0
Gray
: : : : : : : : : : : : : : : : : : : : : : : : :
Scale
: : : : : : : : : : : : : : : : : : : : : : : : :
Of
Blue (253) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 1
Blue
Blue (254) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0
Blue (255) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
Note (1) 0: Low Level Voltage, 1: High Level Voltage

Κ04, Nov. 2011
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
(Ta = 25 ± 2 ºC)
The input signal timing specifications are shown as the following table and timing diagram.
Signal Item Symbol Min. Typ. Max. Unit Note

Fclkin
Frequency 60 74.25 80 MHz
(=1/TC)
Input cycle to
LVDS Trcl Ё Ё 200 ps (3)
cycle jitter
Receiver Spread spectrum
Clock Fclkin_mod Fclkin-2% Ё Fclkin+2% MHz
modulation range
(4)
Spread spectrum
FSSM Ё Ё 200 KHz
modulation frequency
LVDS Setup Time Tlvsu 600 Ё Ё ps
Receiver (5)
Data Hold Time Tlvhd 600 Ё Ё ps
Fr5 - 50 - Hz
Frame Rate (6)
Fr6 - 60 - Hz
Vertical
Active Total Tv 1115 1125 1135 Th Tv=Tvd+Tvb
Display
Term Display Tvd 1080 1080 1080 Th
Blank Tvb 35 45 55 Th
Total Th 1050 1100 1150 Tc Th=Thd+Thb

Horizontal
Active
Display Thd 960 960 960 Tc
Display
Term
Blank Thb 90 140 190 Tc
Note (1) Please make sure the range of pixel clock has follow the below equationΚ
Fclkin(max) Њ Fr6 Ѽ Tv Ѽ Th
Fr5 Ѽ Tv Ѽ Th Њ Fclkin(min)
Note (2) This module is operated in DE only mode and please follow the input signal timing diagram belowΚ

Κ04, Nov. 2011
INPUT SIGNAL TIMING DIAGRAM
Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T1 – TI

Κ04, Nov. 2011
Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.
Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.
LVDS RECEIVER INTERFACE TIMING DIAGRAM

Κ04, Nov. 2011
6.2 POWER ON/OFF SEQUENCE
(Ta = 25 ± 2 ºC)
To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram
below.
0.9VCC 0.9VCC
0.1VCC 0.1Vcc
0V
0.5ЉT1Љ10ms T1 T3
0ЉT2Љ50ms
0ЉT3Љ50ms
500ms ЉT4 T2
T4
VALID
LVDS Signals
0V
Power On Power Off
0ЉT7ЉT2
0ЉT8ЉT3
T7 T8
Option Signals
(SELLVDS,)
Backlight (Recommended) 50% 50%

500msЉT5
100msЉT6
T5 T6
Power ON/OFF Sequence
Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD
operation or the LCD turns off before the backlight turns off, the display may momentarily become
abnormal screen.
Note (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
If T2<0,that maybe cause electrical overstress failure.
Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
Note (5) Interface signal shall not be kept at high impedance when the power is on.

Κ04, Nov. 2011
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit
o
Ambient Temperature Ta 25±2 C
Ambient Humidity Ha 50±10 %RH
Supply Voltage VCC 12 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
Lamp Current IL 14.5 mA

Oscillating Frequency (Balance
FW 42 KHz
board)
Vertical Frame Rate Fr 60 Hz
The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during
measuring in a windless room.

Κ04, Nov. 2011
7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be
measured under the test conditions described in 7.1 and stable environment shown in 7.1.
Item Symbol Condition Min. Typ. Max. Unit Note
Contrast Ratio CR 3000 4000 - - (2)

Gray to
Response Time (VA) - 8.5 ms (3)
gray
2
Center Luminance of White LC 300 350 - cd/m (5)
White Variation δW - - 1.3 - (7)
Cross Talk CT - - 4 % (6)
Rx 0.638 -
Red
Ry θx=0°, θy =0° 0.326 -
Viewing angle
Gx at normal direction 0.258 -
Green
Gy 0.572 -
Typ. Typ.
-
Color -0.03 +0.03
Bx 0.144 -
Chromaticity
Blue
By 0.056 -
Wx 0.270 -
White
Wy 0.280 -
Color Gamut C.G - 72 - % NTSC
θx+ 80 88 -
Horizontal
θx- 80 88 -
Viewing CR≥20
Deg. (1)
Angle
θY+ 80 88 -
Vertical
θY- 80 88 -

Κ04, Nov. 2011
Note (1) Definition of Viewing Angle (θx, θy) :

Viewing angles are measured by Conoscope Cono-80 ( or Eldim EZ-Contrast 160R)
Normal
θx =θy = 0º
θy+
θx- = 90º θy-
12 o’clock direction
x-
θy + = 90º
θx−
θx+
6 o’clock
y-
θy- = 90º x+ θx+ = 90º
Note (2) Definition of Contrast Ratio (CR) :

The contrast ratio can be calculated by the following expression.
Surface Luminance of L255
Contrast Ratio (CR) =
Surface Luminance of L0
L255: Luminance of gray level 255
L 0: Luminance of gray level 0
CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note
(6).
Note (3) Definition of Gray-to-Gray Switching Time:
100%
90%
Optical
Response
10%
0%
Time
Gray to gray Gray to gray
switching time switching time
The driving signal means the signal of gray level 0, 31, 63, 95, 127, 159, 191, 223 and 255.
Gray to gray average time means the average switching time of gray level 0, 31, 63, 95, 127, 159, 191,
Κ04, Nov. 2011
223 and 255 to each other.

Note (4) Definition of Response Time (TR, TF):
Gray Level 255 Gray Level 255
100%
90%
Optical
Gray Level 0
Response
10%
0%
Time
TR TF
Note (5) Definition of Luminance of White (LC):

Measure the luminance of gray level 255 at center point and 5 points
LC = L (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).
Note (6) Definition of Cross Talk (CT):

CT = | YB – YA | / YA × 100 (%)
Where:
YA = Luminance of measured location without gray level 255 pattern (cd/m2)

YB = Luminance of measured location with gray level 255 pattern (cd/m2)
Active Area Active Area

(0, 0) (0, 0)
YA, U (D/2,W/8) YB, U (D/2,W/8)

YA, U (D/2,W/8) (D/4,W/4)
Gray 128
YA, L (D/8,W/2) YA, R (7D/8,W/2) YB, L (D/8,W/2) YB, R (7D/8,W/2)
(3D/4,3W/4)
YA, D (D/2,7W/8)
YB, D (D/2,7W/8)
(D, W) (D, W)

Κ04, Nov. 2011
Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255at 5 points
δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]
Horizontal Line
D/4 D/2 3D/4
W/4 1 2
Vertical Line
W W/2 5 X : Test Point

X=1 to 5
3W/4 3 4
Active Area

Κ04, Nov. 2011
8 PRECAUTIONS
8.1 ASSEMBLY AND HANDLING PRECAUTIONS
[1] Do not apply rough force such as bending or twisting to the module during assembly.
[2] It is recommended to assemble or to install a module into the user’s system in clean working areas. The
dust and oil may cause electrical short or worsen the polarizer.
[3] Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
[4] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the
damage and latch-up of the CMIS LSI chips.
[5] Bezel of Set can not press or touch the panel surface. It will make light leakage or scrape.
[6] Do not plug in or pull out the I/F connector while the module is in operation.
[7] Do not disassemble the module.
[8] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily
scratched.
[9] Moisture can easily penetrate into LCD module and may cause the damage during operation.
[ 10 ] When storing modules as spares for a long time, the following precaution is necessary.
[ 10.1 ] Do not leave the module in high temperature, and high humidity for a long time. It is highly
recommended to store the module with temperature from 0 to 35кat normal humidity without
condensation.
[ 10.2 ] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or
fluorescent light.
[ 11 ] When ambient temperature is lower than 10ºC, the display quality might be reduced. For example, the
response time will become slow, and the starting voltage of CCFL will be higher than that of room
temperature.
8.2 SAFETY PRECAUTIONS
[1] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while
assembling with the balance board. Do not disassemble the module or insert anything into the Backlight
unit.
[2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of
contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
[3] After the module’s end of life, it is not harmful in case of normal operation and storage.
8.3 SAFETY REVIEW
8.3.1 SAFETY STANDARDS
The LCD module should be certified with safety regulations as follows:
Requirement Standard Remark
UL60950-1:2006 or Ed.2:2007
UL
UL60065 Ed.7:2007
CAN/CSA C22.2 No.60950-1-03 or 60950-1-07
cUL/CSA
CAN/CSA C22.2 No.60065-03:2006 + A1:2006
IEC60950-1:2005 / EN60950-1:2006+ A11:2009
CB
IEC60065:2001+ A1:2005 / EN60065:2002 + A1:2006 + A11:2008

Κ04, Nov. 2011
9. DEFINITION OF LABELS
9.1 CMI MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.
E207943
V460HJ1-L01 Rev. XX MADE IN TAIWAN
GEMN
RoHS
XXXXXXXYMDLNNNN
V460HJ1-L01 Rev. XX MADE IN CHINA

LEOO(or CAPG or CANO)
XXXXXXXYMDLNNNN
RoHS
Model Name: V460HJ1-L01

Revision: Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc.
Serial ID: X X X X X X X Y M D L N N N N
Serial No.
Product Line
Year, Month, Date
CMI Internal Use
CMI Internal Use
Revision
CMI Internal Use

Serial ID includes the information as below:
Manufactured Date:
Year : 2001=1, 2002=2, 2003=3, 2004=4…2010=0, 2011=1, 2012=2…
Month: 1~9, A~C, for Jan. ~ Dec.
Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U.
Revision Code : Cover all the change
Serial No. : Manufacturing sequence of product
Product Line : 1 → Line1, 2 → Line 2, …etc.

Κ04, Nov. 2011
10. PACKAGING
10.1 PACKAGING SPECIFICATIONS
(1) 3 LCD TV modules / 1 Box
(2) Box dimensions : 1075(L)x282(W)x725(H)mm
(3) Weight : Approx. 48Kg(3 modules per carton)
10.2 PACKAGING METHOD

Figures 10-1 and 10-2 are the packing method
Figure 10-1 packing method

Κ04, Nov. 2011
Figure 10-2 packing method

Κ04, Nov. 2011
11. MECHANICAL CHARACTERISTIC

Κ04, Nov. 2011

Κ04, Nov. 2011

v460hj1 l01 Cmi Mei

Uploaded by

Copyright:

Available Formats

v460hj1 l01 Cmi Mei

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

v460hj1 l01 Cmi Mei

Uploaded by

Copyright:

Available Formats

Global LCD Panel Exchange Center www.panelook.

MODEL NO.: V460HJ1

Please return 1 copy for your confirmation with your

Approved By Checked By Prepared By

Chao-Chun Chung Ken Wu Jim Ho

Version 2.0 1 DateΚ

1. GENERAL DESCRIPTION ......................................................................................................................................................... 5

2. ABSOLUTE MAXIMUM RATINGS .......................................................................................................................................... 7

3. ELECTRICAL CHARACTERISTICS ......................................................................................................................................... 9

4. BLOCK DIAGRAM OF INTERFACE ...................................................................................................................................... 14

5. INPUT TERMINAL PIN ASSIGNMENT................................................................................................................................ 15

7.2 OPTICAL SPECIFICATIONS .............................................................................................................................28

11. MECHANICAL CHARACTERISTIC .................................................................................................................................... 36

Version 2.0 3 DateΚ

Version 2.0 4 DateΚ

Item Specification Unit Note

Active Area 1018.08(H) x 572.67(V) (46” diagonal) mm

Driver Element a-si TFT active matrix - -

Pixel Number 1920 x R.G.B. x 1080 pixel -

Pixel Arrangement RGB vertical stripe - -

Display Colors 16.7M color -

Version 2.0 5 DateΚ

1.5 MECHANICAL SPECIFICATIONS

Horizontal (H) 1081.8 1083 1084.2 mm (1)

Vertical (V) 626 627 628 mm (1)

Depth (D) 50 51 52 mm (3)

Weight 10780 11280 11780 g -

Version 2.0 6 DateΚ

2. ABSOLUTE MAXIMUM RATINGS

Storage Temperature TST -20 +60 ºC (1)

Operating Ambient Temperature TOP 0 50 ºC (1), (2)

Shock (Non-Operating) SNOP - 35 G (3), (5)

Vibration (Non-Operating) VNOP - 1.0 G (4), (5)

Version 2.0 7 DateΚ

2.2 PACKAGE STORAGE

Power Supply Voltage VCC -0.3 13.5 V

2.3.2 BACKLIGHT T-BALANCE BOARD UNIT

Lamp Voltage VW Ё 3000 VRMS

Input Voltage VBL 0 170 V (1)

Control Signal Level Ё -0.3 7 V (1)

Version 2.0 8 DateΚ

Power Supply Voltage VCC 10.8 12 13.2 V (1)

Rush Current IRUSH Ё Ё 2 A (2)

Power consumption PT Ё 8.064 8.928 W (3)

White Pattern Ё Ё 0.384 Ё A

Power Supply Current Horizontal Stripe Ё Ё 0.672 0.744 A (4)

Black Pattern Ё Ё 0.384 Ё A

Input High Threshold Voltage VIH 2.7 Ё 3.3 V

Version 2.0 9 DateΚ

Vcc rising time is 470us

Version 2.0 10 DateΚ

a. White Pattern b. Black Pattern

Active Area Active Area

Note (4) The LVDS input characteristics are as follows :

Version 2.0 11 DateΚ

3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION

Lamp Input Voltage VW - 970 - VRMS IL=14.5mA

Lamp Current IL 14 14.5 15 mARMS

- - 1670 VRMS (1) , Ta = 0 ºC

Operating Frequency FO 40 - 80 KHz (2)