Manual Kit TivaC Tm4c1294 Spmu365c
Manual Kit TivaC Tm4c1294 Spmu365c
Manual Kit TivaC Tm4c1294 Spmu365c
User's Guide
List of Figures
1-1. Tiva C Series Connected LaunchPad Evaluation Board ............................................................... 4
2-1. Tiva Connected LaunchPad Evaluation Board Block Diagram ........................................................ 7
2-2. Default Jumper Locations ................................................................................................. 20
4-1. Connected LaunchPad Dimensions and Component Locations ..................................................... 26
List of Tables
1-1. EK-TM4C1294XL Specifications ........................................................................................... 6
2-1. BoosterPack 1 GPIO and Signal Muxing ................................................................................. 9
2-2. BoosterPack 2 GPIO and Signal Muxing ............................................................................... 12
2-3. X11 Breadboard Adapter Odd-Numbered Pad GPIO and Signal Muxing .......................................... 16
2-4. X11 Breadboard Adapter Even-Numbered Pad GPIO and Signal Muxing ......................................... 17
4-1. Connected LaunchPad Bill of Materials ................................................................................. 27
Board Overview
The Tiva™ C Series TM4C1294 Connected LaunchPad Evaluation Board (EK-TM4C1294XL) is a low-cost
evaluation platform for ARM® Cortex™-M4F-based microcontrollers. The Connected LaunchPad design
highlights the TM4C1294NCPDT microcontroller with its on-chip 10/100 Ethernet MAC and PHY, USB 2.0,
hibernation module, motion control pulse-width modulation and a multitude of simultaneous serial
connectivity. The Connected LaunchPad also features two user switches, four user LEDs, dedicated reset
and wake switches, a breadboard expansion option and two independent BoosterPack XL expansion
connectors. The pre-programmed quickstart application on the Connected LaunchPad also enables
remote monitoring and control of the evaluation board from an internet browser anywhere in the world.
The web interface is provided by 3rd party, Exosite. Each Connected LaunchPad is enabled on the
Exosite platform allowing users to create and customize their own Internet-of-Things applications.
Figure 1-1 shows a photo of the Connected LaunchPad with key features highlighted.
1.3 Features
Your Connected LaunchPad includes the following features:
• Tiva TM4C1294NCPDTI microcontroller
• Ethernet connectivity with fully integrated 10/100 Ethernet MAC and PHY Motion Control PWM
• USB 2.0 Micro A/B connector
• 4 user LEDs
• 2 user buttons
• 1 independent hibernate wake switch
• 1 independent microcontroller reset switch
• Jumper for selecting power source:
– ICDI USB
– USB Device
– BoosterPack
• Preloaded Internet-of-Things Exosite quickstart application
• I/O brought to board edge for breadboard expansion
• Two independent BoosterPack XL standard connectors featuring stackable headers to maximize
expansion through BoosterPack ecosystem
SPMU365C – March 2014 – Revised October 2016 Board Overview 5
Submit Documentation Feedback
Copyright © 2014–2016, Texas Instruments Incorporated
BoosterPacks www.ti.com
– For a complete list of BoosterPacks, see the TI MCU LaunchPad web page:
http://www.ti.com/launchpad
1.4 BoosterPacks
The Connected LaunchPad provides an easy and inexpensive way to develop applications with the
TM4C1294NCPDTI microcontroller. BoosterPacks are add-on boards that follow a pin-out standard
created by Texas Instruments. The TI and third-party ecosystem of BoosterPacks greatly expands the
peripherals and potential applications that you can easily explore with the Connected LaunchPad.
You can also build your own BoosterPack by following the design guidelines on TI’s website. Texas
Instruments even helps you promote your BoosterPack to other members of the community. TI offers a
variety of avenues for you to reach potential customers with your solutions.
1.5 Energīa
Energīa is an open-source electronics prototyping platform started in January of 2012 with the goal of
bringing the Wiring and Arduino framework to the TI LaunchPad community. Energīa includes an
integrated development environment (IDE) that is based on Processing.
Together with Energīa, LaunchPads can be used to develop interactive objects, taking inputs from a
variety of switches or sensors, and controlling a variety of lights, motors, and other physical outputs.
LaunchPad projects can be stand-alone (only run on the target board, i.e. your LaunchPad), or they can
communicate with software running on your computer (Host PC). Energīa projects are highly portable
between supported LaunchPad platforms. Projects written for your Connected LaunchPad can be run on
other LaunchPads with little or no modifications.
More information is available at http://energia.nu.
1.6 Specifications
Table 1-1 summarizes the specifications for the Connected LaunchPad.
Hardware Description
2.1.1 Microcontroller
The TM4C1294NCPDTI is a 32-bit ARM Cortex-M4F based microcontroller with 1024-kB Flash memory,
256-kB SRAM, 6-kB EEPROM, and 120 MHz operation; integrated 10/100 Ethernet MAC and PHY;
integrated USB 2.0 connectivity with external high-speed USB 3.0 PHY capability; a hibernation module, a
multitude of serial connectivity and motion control PWM; as well as a wide range of other peripherals. See
the TM4C1294NCPDTI microcontroller data sheet for more complete details.
Most of the microcontroller’s signals are routed to 0.1-in (2.54-mm) pitch headers or through-hole solder
pads. An internal multiplexor allows different peripheral functions to be assigned to each of these GPIO
pads. When adding external circuitry, consider the additional load on the evaluation board power rails.
The TM4C1294NCPDTI microcontroller is factory-programmed with a quickstart demo program. The
quickstart program resides in on-chip Flash memory and runs each time power is applied, unless the
quickstart application has been replaced with a user program. The quickstart application automatically
connects to http://ti.exosite.com when an internet connection is provided through the RJ45 Ethernet jack
on the evaluation board.
2.1.6.1 BoosterPack 1
The Connected LaunchPad features two fully independent BoosterPack XL connectors. BoosterPack 1, located around the ICDI portion of the
board, is fully compliant with the BoosterPack standard with the single exception of GPIO pin PA6 (X8-16), which does not provide analog
capability. PA6 is located near the bottom of the inner left BoosterPack XL header.
I2C is provided in both the original BoosterPack standard configuration as well as the updated standard location. Use of I2C on the bottom left of
the BoosterPack connections per the updated standard is highly encouraged whenever possible.
Motion control advanced PWM connections are provided on the inner right connector for motion control applications.
Table 2-1 provides a complete listing of the BoosterPack pins and the GPIO alternate functions available on each pin. The TM4C1294NCPDTI
GPIO register GPIOPCTL values are shown for each configuration. The headers in this table are labeled from left to right in ten pin columns. ‘A’
and ‘D’ make up the outer BoosterPack standard pins, ‘B’ and ‘C’ make up the inner BoosterPack XL standard pins.
2.1.6.2 BoosterPack 2
The second BoosterPack XL interface is located near the middle of the board. This interface is fully compliant with the BoosterPack standard, and
adds features not covered by the BoosterPack standard that enable operation with additional BoosterPacks.
An additional analog signal is provided on the outer left header (X6-9). This signal can be used to monitor the touch panel on the popular Kentec
EB-LM4F120-L35 BoosterPack.
Using the jumpers JP4 and JP5, Controller Area Network (CAN) digital receive and transmit signals can be optionally routed to the BoosterPack 2
interface. The location of these signals is consistent with the CAN interface on the Tiva C Series TM4C123G LaunchPad and the Stellaris
LM4F120 LaunchPad. In the default configuration, UART0 is used for the ICDI virtual UART and CAN is not present on the BoosterPack headers.
In this configuration, the ROM serial bootloader can be used over the ICDI virtual UART. When the jumpers are configured for CAN on the
BoosterPack, then UART2 must be used for the ICDI virtual UART.
To comply with both the original and the new BoosterPack standard, I2C is provided on both sides of the BoosterPack connection. Use of I2C on
the bottom left of the BoosterPack connection is highly encouraged where possible, to be in compliance with the new BoosterPack standard. To
provide I2C capability on the right side of the connector, per the original standard, two zero-ohm resistors (R19 and R20) are used to combine the
SPI and I2C signals. These signals are not shared with any other pins on the LaunchPad and therefore removal of these zero-ohm resistors
should not be required. Software should be certain that unused GPIO signals are configured as inputs.
Table 2-2 provides a complete listing of the BoosterPack pins and the GPIO alternate functions available at each pin. The TM4C1294NCPDT
GPIO register GPIOPCTL values are shown for each configuration. The headers in this table are labeled from left to right in ten pin columns. ‘A’
and ‘D’ make up the outer BoosterPack standard pins, ‘B’ and ‘C’ make up the inner BoosterPack XL standard pins.
Table 2-3. X11 Breadboard Adapter Odd-Numbered Pad GPIO and Signal Muxing
Table 2-3. X11 Breadboard Adapter Odd-Numbered Pad GPIO and Signal Muxing (continued)
MCU Digital Function (GPIOPCTL Bit Encoding)
Pin Port Analog
PIN 1 2 3 5 6 7 8 11 13 14 15
67 PB2 91 - - I2C0SCL T5CCP0 - - - - - - USB0STP EPI0S27
69 PB3 92 - - I2C0SDA T5CCP1 - - - - - - USB0CLK EPI0S28
71 PP2 103 - U0DTR - - - - - - - - USB0NXT EPI0S29
73 PP3 104 - U1CTS U0DCD - - - RTCCLK - - - USB0DIR EPI0S30
75 PK5 62 - - I2C3SDA - EN0LED2 M0PWM7 - - - - - EPI0S31
77 PK4 63 - - I2C3SCL - EN0LED0 M0PWM6 - - - - - EPI0S32
79 PL5 86 - - - T0CCP1 - - - - - - USB0D5 EPI0S33
81 PN4 111 - U1DTR U3RTS I2C2SDA - - - - - - - EPI0S34
83 PN5 112 - U1RI U3CTS I2C2SCL - - - - - - - EPI0S35
85 PN0 107 - U1RTS - - - - - - - - - -
87 PN1 108 - U1CTS - - - - - - - - - -
89 PN2 109 - U1DCD U2RTS - - - - - - - - EPI0S29
91 PN3 110 - U1DSR U2CTS - - - - - - - - EPI0S30
93 PQ4 102 - U1Rx - - - - - DIVSCLK - - - -
95 WAKE
97 5V
Table 2-4. X11 Breadboard Adapter Even-Numbered Pad GPIO and Signal Muxing
Table 2-4. X11 Breadboard Adapter Even-Numbered Pad GPIO and Signal Muxing (continued)
MCU Digital Function (GPIOPCTL Bit Encoding)
Pin Port Analog
PIN 1 2 3 5 6 7 8 11 13 14 15
26 PK0 18 AIN16 U4Rx - - - - - - - - - EPI0S0
28 PK1 19 AIN17 U4Tx - - - - - - - - - EPI0S1
30 PK2 20 AIN18 U4RTS - - - - - - - - - EPI0S2
32 PK3 21 AIN19 U4CTS - - - - - - - - - EPI0S3
34 VREF
36 GND
38 PD5 126 AIN6 U2Tx - T3CCP1 - - - - - - - SSI1XDAT3
40 PD4 125 AIN7 U2Rx - T3CCP0 - - - - - - - SSI1XDAT2
42 PD7 128 AIN4 U2CTS - T4CCP1 USB0PFLT - - NMI - - - SSI2XDAT2
44 PD6 127 AIN5 U2RTS - T4CCP0 USB0EPEN - - - - - - SSI2XDAT3
46 PD3 4 AIN12 - I2C8SDA T1CCP1 - - - - - - - SSI2Clk
48 PD1 2 AIN14 - I2C7SDA T0CCP1 C1o - - - - - - SSI2XDAT0
50 PD0 1 AIN15 - I2C7SCL T0CCP0 C0o - - - - - - SSI2XDAT1
52 PD2 3 AIN13 - I2C8SCL T1CCP0 C2o - - - - - - SSI2Fss
54 PP0 118 C2+ U6Rx - - - - - - - - - SSI3XDAT2
56 PP1 119 C2- U6Tx - - - - - - - - - SSI3XDAT3
58 PB0 95 USB0ID U1Rx I2C5SCL T4CCP0 - - CAN1Rx - - - - -
60 PB1 96 USB0VBUS U1Tx I2C5SDA T4CCP1 - - CAN1Tx - - - - -
62 GND
64 PF4 46 - - - - EN0LED1 M0FAULT0 - - - - SSI3XDAT2 TRD3
66 PF0 42 - - - - EN0LED0 M0PWM0 - - - - SSI3XDAT1 TRD2
68 PF1 43 - - - - EN0LED2 M0PWM1 - - - - SSI3XDAT0 TRD1
70 PF2 44 - - - - - M0PWM2 - - - - SSI3Fss TRD0
72 PF3 45 - - - - - M0PWM3 - - - - SSI3Clk TRCLK
74 PA0 33 - U0Rx I2C9SCL T0CCP0 - - CAN0Rx - - - - -
76 PA1 34 - U0Tx I2C9SDA T0CCP1 - - CAN0Tx - - - - -
78 PP4 105 - U3RTS U0DSR - - - - - - - USB0D7 -
80 PP5 106 - U3CTS I2C2SCL - - - - - - - USB0D6 -
82 PJ0 116 - U3Rx - - - - - - - - -
84 PJ1 117 - U3Tx - - - - - - - - - -
86 PM7 71 TMPR0 U0RI - T5CCP1 - - - - - - - -
88 PM6 72 TMPR1 U0DSR - T5CCP0 - - - - - - - -
90 PM5 73 TMPR2 U0DCD - T4CCP1 - - - - - - - -
Table 2-4. X11 Breadboard Adapter Even-Numbered Pad GPIO and Signal Muxing (continued)
MCU Digital Function (GPIOPCTL Bit Encoding)
Pin Port Analog
PIN 1 2 3 5 6 7 8 11 13 14 15
92 PM4 74 TMPR3 U0CTS - T4CCP0 - - - - - - - -
94 RESET
96 GND
98 3V3
2.2.3 Clocking
The Connected LaunchPad uses a 25 MHz crystal (Y1) to drive the main TM4C1294NCPDTI internal
clock circuit. Most software examples use the internal PLL to multiply this clock to higher frequencies up to
120 MHz for core and peripheral timing. The 25-MHz crystal is required when using the integrated
Ethernet MAC and PHY.
The Hibernation module is clocked from an external 32.768-KHz crystal (Y3).
2.2.4 Reset
The RESET signal to the TM4C1294NCPDTI microcontroller connects to the RESET switch, BoosterPack
connectors, Breadboard adapter and to the ICDI circuit for a debugger-controller reset.
External reset is asserted (active low) under the following conditions:
• Power-on reset (filtered by and R-C network)
• RESET switch is held down.
• By the ICDI circuit when instructed by the debugger (this capability is optional, and may not be
supported by all debuggers)
• By an external circuit attached to the BoosterPack or Breadboard connectors.
Software Development
This chapter provides general information on software development as well as instructions for flash
memory programming.
4.1 References
In addition to this document the following references are available for download at www.ti.com.
• TivaWare for C Series (http://www.ti.com/tool/sw-tm4c)
• TivaWare Peripheral Driver Library Users' Guide (literature number SPMU298)
• EK-TM4C1294XL Getting Started Guide (literature number SPMZ858)
• LM Flash Programmer Tool (http://www.ti.com/lmflashprogrammer)
• TPS73733 Low-Dropout Regulator with Reverse Current Protection
(http://www.ti.com/product/tps79733)
• Texas Instruments Code Composer Studio website (http://www.ti.com/ccs)
• Tiva C Series TM4C1294NCPDT Microcontroller Data Sheet (http://www.ti.com/lit/gpn/tm4c1294ncpdt)
• Build Your Own BoosterPack information regarding the BoosterPack standard (http://www.ti.com/byob)
• ICDI Driver Installation Guide (literature number SPMU287)
Additional Support:
• Keil RealView MDK-ARM (http://www.keil.com/arm/mdk.asp)
• IAR Embedded Workbench for ARM (http://iar.com/ewarm/)
• Sourcery CodeBench development tools (http://www.mentor.com/embedded-software/sourcery-
tools/sourcery-codebench/overview)
• Exosite (http://ti.exosite.com)
SPMU365C – March 2014 – Revised October 2016 References, PCB Layout, and Bill of Materials 25
Submit Documentation Feedback
Copyright © 2014–2016, Texas Instruments Incorporated
Component Locations www.ti.com
26 References, PCB Layout, and Bill of Materials SPMU365C – March 2014 – Revised October 2016
Submit Documentation Feedback
Copyright © 2014–2016, Texas Instruments Incorporated
www.ti.com Bill of Materials
SPMU365C – March 2014 – Revised October 2016 References, PCB Layout, and Bill of Materials 27
Submit Documentation Feedback
Copyright © 2014–2016, Texas Instruments Incorporated
Bill of Materials www.ti.com
28 References, PCB Layout, and Bill of Materials SPMU365C – March 2014 – Revised October 2016
Submit Documentation Feedback
Copyright © 2014–2016, Texas Instruments Incorporated
www.ti.com Bill of Materials
SPMU365C – March 2014 – Revised October 2016 References, PCB Layout, and Bill of Materials 29
Submit Documentation Feedback
Copyright © 2014–2016, Texas Instruments Incorporated
Chapter 5
SPMU365C – March 2014 – Revised October 2016
Schematic
This section contains the complete schematics for the Tiva C Series TM4C1294 Connected LaunchPad.
• Microcontroller, USB, Buttons, and LED's
• BoosterPack connectors
• Breadboard connector
• Ethernet and Ethernet LED's
• Power
• In-Circuit Debug Interface
R52
1M
TP17 P$100 P$1
TARGET_TCK/SWCLK/6.1A PC0 PD0 PD0 3300pF
P$99 P$2 PD1
TARGET_TMS/SWDIO/6.1A
P$98
PC1 PD1
P$3
USBD_N U2
TARGET_TDI/6.1E PC2 PD2 PD2 TPD4S012_DRY_6
P$97 P$4 PD3
TARGET_TDO/SWO/6.1E PC3 PD3 TARGET_ID
PC4 P$25 P$125 PD4 GND
PC4 PD4
PC5 P$24 P$126 PD5 1 6
P$23
PC5 PD5
P$127
R18 2
D+ VBUS
5
TARGET_VBUS/3.2C
PC6 PC6 PD6 PD6 PB0/3.2C D- N.C.
GND PC7 P$22 P$128 PD7 3 4
PC7 PD7 100 ID GND
B PE0 P$15
PE0 PF0
P$42 PF0 B
PE1 P$14 P$43 PF1
PE1 PF1 USBD_P
PE2 P$13 P$44 PF2 GND
PE2 PF2
PE3 P$12 P$45 PF3
PE3 PF3
PE4 P$123
PE4 PF4
P$46 PF4 NOTE: TPD4S012 all protection circuits are identical.
PE5 P$124 Connections chosen for simple routing.
PE5
D2
D1
PK1 PL1
PK2 P$20 P$83 PL2
PK2 PL2
PK3 P$21 P$84 PL3
C PK4 P$63
PK3
PK4
PL3
PL4
P$85 PL4 C
PK5 P$62 P$86 PL5
PK5 PL5
PK6 P$61 P$94
PK6 PL6
R27
R33
USBD_P
330
330
PK7 P$60 P$93
PK7 PL7 USBD_N
GND
E E
1 2 3 4 5 6
+5V
X8-2
+3V3
TSW-110-02-S-D
A X8-1 TSW-110-02-S-D
PF1
GND/1.6B X9-2 A
GND/1.6B X8-4 X9-1
X8-3 PE4 X9-3 PF2 PM3 X9-4
X8-5 PC4 PE0 X8-6 X9-5 PF3 PH2 X9-6
C23 PC5 PE1 C24 PG0 PH3
X8-7 X8-8 X9-7 X9-8
X8-9 PC6 PE2 X8-10 X9-9 PL4 TARGET_RESET/3.2D X9-10
0.1uF PE5 PE3
0.1uF PL5
X8-11 X8-12 X9-11
X8-13 PD3 PD7 X8-14 X9-13 PL0 PD1 X9-12
X8-15 PC7 PA6 X8-16 X9-15 PL1 PD0 X9-14
GND X8-17 PB2 PM4 X8-18 GND X9-17 PL2 PN2 X9-16
X8-19 PB3 PM5 X8-20 X9-19 PL3 PN3 X9-18
PP2 X9-20
BoosterPack 1 Interface
B B
C C
GND/1.6B X7-2
+5V
JP4 and JP5 CAN and ICDI UART Selection:
PM7 X7-4 Populate Jumpers from 1-2 and 3-4 for Default Mode
PP5 This enables ROM UART boot loader. UART 0 to ICDI
X7-6
+3V3
PA7 X7-8 Populate from 1-3 and 2-4 for controller area network
TSW-110-02-S-D
X6-1 X6-2 TSW-110-02-S-D on the boosterpack. UART2 is then availabe to ICDI.
GND/1.6B X6-4 X7-1 PG1 TARGET_RESET/3.2D X7-10
PD2 PK4
C25 X6-3 X7-3 0 R19 and R20 can be populated to enable I2C on JP4
X6-5 PP0 PB4 X6-6 X7-5 PK5 PA3 X7-12 Right side of BP2 interface. This is for legacy
PP1 PB5 C26 PM0 support and the Sensor Hub BoosterPack. 1 2
0.1uF X6-7 X6-8 X7-7 R19 TARGET_RXD/6.1D PA0/3.2C
PK0 PM1 PQ2 3 4
X6-9 BP2_A2.5 X6-10 0.1uF X7-9 0 I2C and SSI are available on the corresponding PD4/1.4B BP2_A2.5
X6-11 BP2_A2.6 PK1 X6-12 X7-11 PM2 PA2 X7-14 BoosterPack 1 interface pins without modification to
X6-13 PQ0 PK2 X6-14 X7-13 PH0 R20 the board.
BoosterPack 2 Interface
E E
1 2 3 4 5 6
+3V3
+5V
C PF4
GND/2.3C X11-62
X11-64
X11-61
X11-63
GND/4.1A
PK6 C
PF0 X11-66 X11-65 PL4
PF1 X11-68 X11-67 PB2
PF2 X11-70 X11-69 PB3
PF3 X11-72 X11-71 PP2
PA0 X11-74 X11-73 PP3
PA1 X11-76 X11-75 PK5
PP4 X11-78 X11-77 PK4
PP5 X11-80 X11-79 PL5
PJ0 X11-82 X11-81 PN4
PJ1 X11-84 X11-83 PN5
PM7 X11-86 X11-85 PN0
PM6 X11-88 X11-87 PN1
PM5 X11-90 X11-89 PN2
PM4 X11-92 X11-91 PN3
X11-94 X11-93 PQ4
+3V3
TARGET_RESET/2.4D
D GND/2.3C X11-96 X11-95 WAKE/5.5A
+5V D
X11-98 X11-97
C29 C30
0.1uF 0.1uF
GND GND
E E
1 2 3 4 5 6
MCU_3V3/5.2A Place pull up resistors and C16-C17 near TM4C MCU.
C17 C16
49.4
R23
49.9
R21
0.1uF 0.1uF
49.9
R24
A A
49.9
R22
GND GND
Place C18 and C22 near pin 2 and pin 7 of U$10
U10
P$16
P$16
P$1
EN0TXO_P/5.3B P$1
U13
GND
P$2 1 8 U14
P$2 P$1 P$8
1 9
0.1uF
C18
TX+ CHASSIS
P$3 2
EN0TXO_N/5.3B P$3 TX-
P$14 2 7 3
R32 P$15
P$14 P$2 P$7
4
RX+
P$15 TERM1A
3 6 5
75 P$3 P$6 TERM1B
6
RX-
P$11 7
P$11 TERM2A
P$6 4 5 8 10
EN0RXI_P/5.3B P$6 P$4 P$5 TERM2B CHASSIS
B B
GND
P$7
P$7
R46
0.1uF
C22
75
P$8
P$8
R45
EN0RXI_N/5.3B
P$9
1000pF
75
R43 P$10
P$9
P$10
C1
75
R47
4700pF
1M
GND
C C
PF4/3.2C PF0/3.2C
D3
D4
R31
R30
330
330
D D
GND GND
For Ethernet example Applications:
LED4 is default configured as Ethernet Link OK
LED3 is default configured as Ethernet TX/RX activity
E E
1 2 3 4 5 6
+3V3
JP2
1
A 2
A
MCU_3V3/4.1A
SWITCH_TACTILE TP10
C47 C48
CRYATL_32K_SMD TP11
GND
10k
R44
12pF P$2 P$1 12pF 1M R39
P$1
P$2 WAKE/3.3D
Power Control Jumper: TP9 R42 51 0
SWITCH_TACTILE
Y3
TARGET_RESET/3.2D
U1G$2 C3
1) To power from Debug install jumper on pins 5 - 6
R51 GND GND R38
P$66 P$65
2) To power from Target USB install jumper on pins 3 - 4 XOSC0 HIB 0.1uF R38 and C3 Used to meet
P$67 P$64 VBAT rise time requirements
100 C46 XOSC1 WAKE
3) To power from BoosterPack 5V install jumper on pins 1 - 2 P$68
VBAT TP13
RESET
This is also the off position if BoosterPack does not P$70
supply power 0.1uF RESET
P$8 GND
P$88
VDDA
P$9
R41
When powered from BoosterPack TPS2052B does not
provide current limit protection.
R49 P$89
OSC0 VREFA+
OSC1 0
When powered by BoosterPack, USB host mode does not 2k VDD
P$7 R41 may be removed and precision
B supply power to connected devices EN0RXI_N P$53
EN0RXIN VDD
P$16 reference applied to TP13 B
EN0RXI_P P$54 P$26
P$3
P$2
EN0RXIP VDD
JP1 EN0TXO_N P$56 P$28
GND EN0TXON VDD
1 2 EN0TXO_P P$57 P$39
VBUS EN0TXOP VDD MCU_3V3/6.2A
3 4 RBIAS P$59 P$47
TARGET_VBUS/3.2C RBIAS VDD
NC4 OSC1
OSC0 NC2
5 6 C44 P$51 C40 C41 C42 C43
DEBUG_VBUS/6.4A VDD
P$52
4.87k 1%
R25
12pF VDD 0.1uF 0.1uF 0.1uF 0.1uF
P$10 P$69
GNDA VDD
25Mhz
P$79
VDD
Y1
P$17 P$90
GND VDD
GND P$48 P$101
GND VDD
P$4
P$1
P$55 P$113 GND
GND VDD
GND P$58 P$122
GND VDD TP12
H4 P$80
GND
MOUNT-HOLE3.2 C45 P$114 P$87
GND VDDC
P$115
12pF VDDC
C H6 C4 C14 C15 C
MOUNT-HOLE3.2 GND 0.1uF 1.0uF 2.2uF
GND
H1
MOUNT-HOLE3.2 GND
VBUS
+5V
TPS2052B provides current limit for main 5V power.
10k
R35
PD6/3.2B *EN2 not available due to pin mux and use on BoosterPacks.
Primary 3.3V regulator USB Host mode does not supply power to devices
Disconnect JP3 to power device from 3V3 BoosterPack 1 6
GND OUT2 TARGET_VBUS/3.2C when powered from a BoosterPack
VIA
VIA
VIA
VIA
VIA
VIA
9 5
EPAD *OC2
+3V3
PQ4/3.4D
For Applications that do not use USB:
+5V Configure PD6 as input with internal pull-down
V
V_2
V_3
V_4
V_5
V_6
enabled. Turns off power to TARGET_VBUS
JP3
C20
2
1
U5 GND
OMIT
2.2uF
100k
R17
TPS73733_DRV_6
D0
6 1
IN OUT
R48
C21 TP3
4
0.1uF EN
2
NR/FB
3
GND
VIA
VIA
330
E 7 5 C19 E
R9
EPAD NC
0.1uF
V
V_2
GND
GND GND
1 2 3 4 5 6
JTAG PULL-UPS Use this for JTAG IN from external debugger. See X1
5.6k 10k jumpers for information about debug out to an
10k DEBUG_VBUS/5.1B
MCU_3V3/5.6B R28 R29 external target.
+3V3
TARGET_TCK/SWCLK/1.2A
R1 GND R40 must be removed for debug out.
10k R40 must be instaled for debug in.
TARGET_TMS/SWDIO/1.2B U6
P1 P2
R2 R40 VTARGET TMS DEBUG_PC1/TMS/SWDIO
P$17 P$45 P3 P4
A VCP_RXD
P$18
PA0
U20
PB0
P$46
EXTERNAL_DEBUG
P5
EXTDBG TCK
P6
DEBUG_PC0/TCK/SWCLK A
PA1 PB1 0 GND TDO
+3V3
VCP_TXD DEBUG_PC3/TDO/SWO
P$19 TM4C123GH6PMI P$47 VERSION_1 P7 P8
10k DEBUG_PC0/TCK/SWCLK
P$20
PA2 PB2
P$48 VERSION_2 P9
P$7 TDI
P10
DEBUG_PC2/TDI
ICDI_TCK DEBUG_PC1/TMS/SWDIO PA3 PB3 GND1 RESET DEBUG_RESET_OUT
P$21 P$58
R4 DEBUG_PC3/TDO/SWO PA4 PB4
P$22 P$57 JTAG_ARM_10PIN
10k TP2 DEBUG_PC2/TDI
P$23
PA5 PB5
P$1
ICDI_TMS DEBUG_RESET_OUT PA6 PB6
P$24 P$4 GND
R5 EXTERNAL_DEBUG PA7 PB7
EXTERNAL_DEBUG pull low to use external debugger P$52 P$61 VERSION_0
PC0/TCK PD0
to debug the target. Causes ICDI chip to tri-state the JTAG lines P$51 P$62
PC1/TMS PD1 TP1
P$50 P$63 U22G$1
PC2/TDI PD2
P$49 P$64 P1
PC3/TDO PD3 DEBUG_ACTIVE DEBUG_VBUS/5.1B VBUS
5 P$16 P$43 ICDI_USBD_N P2
NC PC4 PD4 DM
ICDI_TCK P$15 P$44 ICDI_USBD_P P3
PC5 PD5 DP
3 ICDI_TMS P$14 P$53 P4
GND PC6 PD6 DEBUG_PC3/TDO/SWO ID
ICDI_TDI P$13 P$10 P5
PC7 PD7 GND
B RTCK
7 ICDI_TDO B
P$9 P$28
PE0 PF0
+3V3
10 P$8 P$29
RESET ICDI_RESET PE4 ETM_ENn Leave Open PE1 PF1 DEBUG_PC1/TMS/SWDIO
P$7 P$30
use GPIO Internal weak pullup. PE2 PF2 DEBUG_PC0/TCK/SWCLK
1 P$6 P$31
VTREF PE5 LS_PRESENTn Leave Open PE3 PF3
P$59 P$5
use GPIO internal weak pullup PE4 PF4
6 P$60
TDO ICDI_TDO PE5
C33
R34
1M
9 GND
TRST
3300pF
OMIT 4 P$38 P$32
TCK RESET WAKE
2 P$33 GND GND
TMS HIB
P$41 GND
OSC1
8 P$40 P$37
TDI OSC0 VBAT
+3V3
P$34 P$2
C U21 2k P$35
XOSC0
GNDX
VDDA
C
P$36 P$11 C10 C11 C12 C13
R50 XOSC1 VDD0
GND P$26
VDD1
+3V3
P$2
GNDA VDD2
C8 P$54
VDD3
P$12
12pF GND0
P$27
GND1
10k
NC4 OSC1
OSC0 NC2
P$39 P$25
R3
C2
Y2
OMIT
0.1uF 1.0uF 2.2uF VERSION RESISTOR TABLE:
0.1uF
P$4
P$1
0 GND 5.6k
TARGET_TCK/SWCLK/1.2A DEBUG_PC0/TCK/SWCLK
OMIT
R8 GND
0 TARGET_TXD/2.5D X1-14 X1-13 VCP_RXD
TARGET_TMS/SWDIO/1.2B DEBUG_PC1/TMS/SWDIO TARGET_RXD/2.5D X1-12 X1-11 VCP_TXD
R10 TARGET_TCK/SWCLK/1.2A X1-10 X1-9 DEBUG_PC0/TCK/SWCLK
0 TARGET_TMS/SWDIO/1.2B X1-8 X1-7 DEBUG_PC1/TMS/SWDIO
TARGET_TDI/1.2B DEBUG_PC2/TDI TARGET_TDI/1.2B X1-6 X1-5 DEBUG_PC2/TDI
R11 TARGET_TDO/SWO/1.2B X1-4 X1-3 DEBUG_PC3/TDO/SWO
E 0 TARGET_RESET/5.2A X1-2 X1-1 DEBUG_RESET_OUT E
TARGET_TDO/SWO/1.2B DEBUG_PC3/TDO/SWO TSW-107-02-S-D
R15 X1 omitted by default
0 To debug out from ICDI to off board MCU remove
TARGET_RESET/5.2A DEBUG_RESET_OUT 0 ohm jumper resistors. To go back from debug
R16 out to debugging the target MCU install X1 and
place jumpers on all pins.
www.ti.com Revision History
Revision History
3 Regulatory Notices:
3.1 United States
3.1.1 Notice applicable to EVMs not FCC-Approved:
FCC NOTICE: This kit is designed to allow product developers to evaluate electronic components, circuitry, or software
associated with the kit to determine whether to incorporate such items in a finished product and software developers to write
software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or
otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition
that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference.
Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must
operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.
3.1.2 For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:
CAUTION
This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not
cause harmful interference, and (2) this device must accept any interference received, including interference that may cause
undesired operation.
Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to
operate the equipment.
3.2 Canada
3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210 or RSS-247
Concerning EVMs Including Radio Transmitters:
This device complies with Industry Canada license-exempt RSSs. Operation is subject to the following two conditions:
(1) this device may not cause interference, and (2) this device must accept any interference, including interference that may
cause undesired operation of the device.
3.3.2 Notice for Users of EVMs Considered “Radio Frequency Products” in Japan: EVMs entering Japan may not be certified
by TI as conforming to Technical Regulations of Radio Law of Japan.
If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required to follow the
instructions set forth by Radio Law of Japan, which includes, but is not limited to, the instructions below with respect to EVMs
(which for the avoidance of doubt are stated strictly for convenience and should be verified by User):
1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal
Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry’s Rule for
Enforcement of Radio Law of Japan,
2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to
EVMs, or
3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan
with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note
that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.
【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 開発キットの中には技術基準適合証明を受けて
いないものがあります。 技術適合証明を受けていないもののご使用に際しては、電波法遵守のため、以下のいずれかの
措置を取っていただく必要がありますのでご注意ください。
1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用
いただく。
2. 実験局の免許を取得後ご使用いただく。
3. 技術基準適合証明を取得後ご使用いただく。
なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。
上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。 日本テキサス・イ
ンスツルメンツ株式会社
東京都新宿区西新宿6丁目24番1号
西新宿三井ビル
3.3.3 Notice for EVMs for Power Line Communication: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page
電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。http:/
/www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page
5. Accuracy of Information: To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate
as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as
accurate, complete, reliable, current, or error-free.
6. Disclaimers:
6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY MATERIALS PROVIDED WITH THE EVM (INCLUDING, BUT NOT
LIMITED TO, REFERENCE DESIGNS AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL
FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT
NOT LIMITED TO ANY EPIDEMIC FAILURE WARRANTY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS
FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE
SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.
6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS SHALL BE
CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR
INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE
EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR
IMPROVEMENT, REGARDLESS OF WHEN MADE, CONCEIVED OR ACQUIRED.
7. USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS. USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS
LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES,
EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY
HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS. THIS OBLIGATION SHALL APPLY
WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL
THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.
9. Return Policy. Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s)
will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in
a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable
order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s),
excluding any postage or packaging costs.
10. Governing Law: These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas,
without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to
these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas.
Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief
in any United States or foreign court.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES
Texas Instruments Incorporated (‘TI”) technical, application or other design advice, services or information, including, but not limited to,
reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are
developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you
(individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of
this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources.
You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your
applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications
(and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You
represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1)
anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that
might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you
will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any
testing other than that specifically described in the published documentation for a particular TI Resource.
You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include
the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO
ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS.
TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT
LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF
DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL,
COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR
ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE
POSSIBILITY OF SUCH DAMAGES.
You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-
compliance with the terms and provisions of this Notice.
This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services.
These include; without limitation, TI’s standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation
modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated