Hoja Caracteristicas 7474 PDF
Hoja Caracteristicas 7474 PDF
Hoja Caracteristicas 7474 PDF
September 1986
Revised July 2001
DM7474
Dual Positive-Edge-Triggered D-Type Flip-Flops
with Preset, Clear and Complementary Outputs
General Description transition time of the rising edge of the clock. The data on
the D input may be changed while the clock is LOW or
This device contains two independent positive-edge-trig- HIGH without affecting the outputs as long as the data
gered D-type flip-flops with complementary outputs. The setup and hold times are not violated. A LOW logic level on
information on the D input is accepted by the flip-flops on the preset or clear inputs will set or reset the outputs
the positive going edge of the clock pulse. The triggering regardless of the logic levels of the other inputs.
occurs at a voltage level and is not directly related to the
Ordering Code:
Order Number Package Number Package Description
DM7474M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
DM7474N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code.
Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)
Typ
Symbol Parameter Conditions Min Max Units
(Note 5)
VI Input Clamp Voltage VCC = Min, II = 12 mA 1.5 V
VOH HIGH Level VCC = Min, IOH = Max
2.4 3.4 V
Output Voltage VIL = Max, VIH = Min
VOL LOW Level VCC = Min, IOL = Max
0.2 0.4 V
Output Voltage VIH = Min, VIL = Max
II Input Current @ Max Input Voltage VCC = Max, VI = 5.5V 1 mA
IIH HIGH Level VCC = Max D 40
Input Current VI = 2.4V Clock 80
A
Clear 120
Preset 40
IIL LOW Level VCC = Max D 1.6
Input Current VI = 0.4V Clock 3.2
mA
(Note 8) Clear 3.2
Preset 1.6
IOS Short Circuit Output Current VCC = Max (Note 6) 18 55 mA
ICC Supply Current VCC = Max (Note 7) 17 30 mA
Note 5: All typicals are at VCC = 5V, TA = 25C.
Note 6: Not more than one output should be shorted at a time.
Note 7: With all outputs open, ICC is measured with the Q and Q outputs HIGH in turn. At the time of measurement the clock is grounded.
Note 8: Clear is tested with preset HIGH and preset is tested with clear HIGH.
www.fairchildsemi.com 2
DM7474
Switching Characteristics
at VCC = 5V and TA = 25C
From (Input) RL = 400, CL = 15 pF
Symbol Parameter Units
To (Output) Min Max
fMAX Maximum Clock
15 MHz
Frequency
3 www.fairchildsemi.com
DM7474
Physical Dimensions inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M14A
www.fairchildsemi.com 4
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILDS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support
which, (a) are intended for surgical implant into the device or system whose failure to perform can be rea-
body, or (b) support or sustain life, and (c) whose failure sonably expected to cause the failure of the life support
to perform when properly used in accordance with device or system, or to affect its safety or effectiveness.
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the www.fairchildsemi.com
user.
5 www.fairchildsemi.com
This datasheet has been download from:
www.datasheetcatalog.com