Digital Logic Design Course Coordinator: Dr. Habibulla Khan Course Detail: Theory and Lab Lecture Hours: 45
Digital Logic Design Course Coordinator: Dr. Habibulla Khan Course Detail: Theory and Lab Lecture Hours: 45
Digital Logic Design Course Coordinator: Dr. Habibulla Khan Course Detail: Theory and Lab Lecture Hours: 45
Date: 19-04-2010
Lecture Hours : 45
I PROGRAMME DESCRIPTION:
The main objective of an engineering course in Electronics & Communication Engineering is to prove the
technical viability of the new technology, together with, as appropriate, its possible economic advantages.
Demonstration activities are expected to speed up the adoption of new communication techniques by
reducing the techno-economic uncertainties and risks associated with innovation and, to enhance the
attractiveness of new technology and its approaches in industries and services. To analyze the ethical,
social and legal issues raised by specific applications of electronics and communications in view of their
being taken into account in public policy deliberations. 3rd generation (3G) UMTS (Universal Mobile
Telephone Systems) of selected topics will be promoted, particularly as regards: channel capacity and
quality improvement, signal processing algorithms developments, co-channel interference strategies etc.
To provide application oriented teaching with live demonstrations. To motivate the students in developing
instruments and gadgets of social importance and also to design the products for real life problems. To
train the students right from 2nd year to make him directly fit in the industrial and R&D environment.
PROGRAMME OBJECTIVE:
2.Core Competence: To provide students with a solid foundation in mathematical, scientific and
engineering fundamentals required to solve engineering problems related to ECE and also to pursue
higher studies.
3.Breadth: To train students with good scientific and engineering breadth so as to comprehend, analyze,
design, and create novel products and solutions for the real life problems.
After the successful completion of the Programme the students will demonstrate the following
characteristics that are referred to as Programme Outcomes.
II PROGRAMME OUTCOMES:
a. The graduate students will exhibit their theoretical & Technical knowledge skills of all the
b. Take up practical applications and apply their technical skills for their solutions.
c. Conduct the experiments to analyze and design and thereby evaluate their performance.
d. To design the hardware circuits both in analog and digital versions. Application of micro-controllers
and their interface, PC interface, software development leading to multi disciplinary tasks.
e.The ECE students are exposed to multi disciplinary fields from which students will be able to
develop and design various applications so as to suit for the industrial needs.
f. In the process of design the students are already trained in the use of modern engineering tools like
g. They are also get acquainted with software skills and ethical responsibilities from the professionals.
h. They are also trained to take up the projects having social relevance like water resources management,
i. Those interested in pursuing higher education can write GATE, GRE and apply for other technical
competitive examinations.
j. Those who are having skills of entrepreneurship will develop their own small scale industry for the
Digital circuits are employed in the design and construction of systems such as digital computers, data
communication, digital recording, and many other applications that require digital hardware. This course
provide the basic tools for the design of digital circuits and provide the fundamental concepts used in the
design of digital systems.
IV COURSE OBJECTIVES:
1. Will understand the function of all basic gates and applies them in building a logic circuit.
2. Will assess the operation of various combinational circuits and sequential circuits.
3. Will apply the combinational and sequential logic circuits to design the various modules of
V COURSE OUTCOMES:
1. Apply the concept of basic gates to build a logic circuit an simplify a given logical expression using
various methods
2. Apply the concept of combinational logic circuits to design the digital circuit.
3. Understand the concept of sequential logic circuits and apply them in the design.
Program Outcomes
a b c d e f g h i j k
1 √ √ √ √ √ √ √
Course Objectives 2 √ √ √ √ √ √ √ √ √
3 √ √ √ √ √ √ √ √
4 √ √ √ √ √ √ √ √ √ √
VI SYLLABUS:
UNIT – I
AND, OR, NOT, NAND, NOR, EX-OR, EX-NOR gates, and their implementation using NAND and
NOR gates, two level and multi level NAND and NOR implementations. Types of Boolean expressions,
simplifications of Boolean expressions(using Boolean laws and theorems, K-maps up to four variables)
Logic Families: Classification and characteristics of logic families, RTL, DTL, TTL, ECL, IIL, MOS and
C-MOS logic families and their comparison.
UNIT–II
COMBINATIONAL LOGIC CIRCUITS: General design procedure for Combinational logic circuits,
Design and applications of Binary Adders and Subtractors, Comparators, Encoders, Decoders,
Multiplexers and De-multiplexers, Design of BCD to 7 Segment Decoder, Code converters, Sequence
Generator, Parity Generator and Checker, BCD Adder / Subtractor, Carry look ahead adders,
Programmable logic devices, PLA and PAL.
UNIT – III
Flip-Flops - SR, JK, D, T and Master Slave their characteristic equation, characteristic and excitation
table, conversion of flip flops, Edge triggering and level triggering,
UNIT – IV
Register – Shift register – universal shift register, Asynchronous /Ripple up/Down counter, mod counters,
State table and State diagrams for Flip-Flops
UNIT – V
Threshold Logic: Introduction concepts, Synthesis of Threshold functions, capabilities and limitations of
threshold gate.
VII UNIT WISE RATIONALIZATION:
UNIT-I : NAND AND NOR GATES are universal gates they can be used to implement any given logic
expression. Simplification of logic expression leads to minimum hardware. All the gates
belonging to one of the logic families DTL, TTL /ECL.
The rationale of this unit is to enable the students to implement logical expression with
two Level and multilevel approach. To simplify the logical expressions with various method.
To know the performance characteristics of logic families and to evaluate their performance.
UNIT-II: There is a general design procedure for combinational logic circuits.Various Combinational
logic circuits can be designed and can be applied in digital circuits. There are two types of
programmable logic devices PLA & PAL.
The rationale of this unit is to make the student to apply the concept of combinational
logic circuit to design a digital circuit and to design various CLCs and to understand the
concepts of PAL and PLA.
UNIT-III: Flip-Flops is a basic memory element, there are different types of flip-flops like SR,
UNIT-IV: Shift register is a temporary register, which has different modes of operation.
Counters are used to count no of clock pulses. There are of two types synchronous
and asynchronous counters.
The rationale of this unit is to understand the function of shift register and its
applications and the concept of a counter and its design procedure. To understand the
preparation of state table and state diagram and its application in design.
UNIT-V:Threshold element is a switching device used in the synthesis of threshold function. It has
its own capabilities and limitations.
The rationale of this unit is to understand the concept of threshold element, and to study
its capabilities and limitations.