ULN200x, ULQ200x High-Voltage, High-Current Darlington Transistor Arrays
ULN200x, ULQ200x High-Voltage, High-Current Darlington Transistor Arrays
ULN200x, ULQ200x High-Voltage, High-Current Darlington Transistor Arrays
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
2 Applications
Device Information(1)
Relay Drivers
Stepper and DC Brushed Motor Drivers
Lamp Drivers
Display Drivers (LED and Gas Discharge)
Line Drivers
Logic Buffers
3 Description
The ULx200xA devices are high-voltage, high-current
Darlington transistor arrays. Each consists of seven
NPN Darlington pairs that feature high-voltage
outputs with common-cathode clamp diodes for
switching inductive loads.
PART NUMBER
PACKAGE
ULx200xD
SOIC (16)
9.90 mm 3.91 mm
ULx200xN
PDIP (16)
19.30 mm 6.35 mm
ULN200xNS
SOP (16)
10.30 mm 5.30 mm
ULN200xPW
TSSOP (16)
5.00 mm 4.40 mm
.
.
Simplified Block Diagram
9
COM
16
1C
1B
2
15
2C
2B
3
14
3C
3B
4
13
4C
4B
5
12
5C
5B
6
11
6C
6B
7
7B
10
7C
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
www.ti.com
Table of Contents
1
2
3
4
5
6
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
6.5
6.6
4
4
4
4
5
5
6
6
7
7
7
8
8
8
7
8
Overview .................................................................
Functional Block Diagrams .....................................
Feature Description.................................................
Device Functional Modes........................................
12
12
13
13
19
19
19
19
19
19
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision M (February 2013) to Revision N
Page
Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .............................. 1
Page
Updated temperature rating for ULN2003AI in the ORDERING INFORMATION table ........................................................ 1
Page
1B
2B
3B
4B
5B
6B
7B
E
16
15
14
13
12
11
10
1C
2C
3C
4C
5C
6C
7C
COM
Pin Functions
PIN
NAME
1B
2B
3B
4B
5B
6B
7B
1C
10
2C
11
3C
12
4C
13
5C
14
6C
15
7C
16
COM
E
(1)
I/O (1)
NO.
DESCRIPTION
I/O
Common cathode node for flyback diodes (required for inductive loads)
I = Input, O = Output
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
at 25C free-air temperature (unless otherwise noted) (1)
MIN
VCC
Collector-emitter voltage
Clamp diode reverse voltage
VI
IOK
(2)
50
V
V
500
mA
500
mA
2.5
TJ
ULN200xA
20
70
ULN200xAI
40
105
ULQ200xA
40
85
ULQ200xAT
40
105
Lead temperature for 1.6 mm (1/16 inch) from case for 10 seconds
(2)
30
(1)
UNIT
50
TA
Tstg
MAX
Storage temperature
65
150
260
150
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values are with respect to the emitter/substrate terminal E, unless otherwise noted.
V(ESD)
(1)
(2)
2000
500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
TJ
Junction temperature
MIN
MAX
50
UNIT
V
40
125
D
(SOIC)
N
(PDIP)
NS
(SO)
PW
(TSSOP)
16 PINS
16 PINS
16 PINS
16 PINS
73
67
64
108
C/W
UNIT
RJA
RJC(top)
36
54
n/a
33.6
C/W
RJB
n/a
n/a
n/a
51.9
C/W
JT
n/a
n/a
n/a
2.1
C/W
JB
n/a
n/a
n/a
51.4
C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
TEST FIGURE
VI(on)
Figure 14
VCE = 2 V,
VOH
Figure 18
VS = 50 V, IO = 300 mA
VCE(sat)
Collector-emitter saturation
voltage
Figure 12
VF
ICEX
ULN2002A
TEST CONDITIONS
MIN
TYP
IC = 300 mA
13
mV
IC = 100 mA
0.9
1.1
II = 350 A,
IC = 200 mA
1.3
II = 500 A,
IC = 350 mA
1.2
1.6
Figure 15
IF = 350 mA
Figure 9
VCE = 50 V,
II = 0
50
Figure 10
VCE = 50 V,
TA = 70C
II = 0
100
VI = 6 V
500
IC = 500 A
Figure 10
VCE = 50 V,
II
Input current
Figure 11
VI = 17 V
IR
Figure 14
Ci
Input capacitance
VR = 50 V
1.7
50
V
A
A
65
0.82
1.25
TA = 70C
mA
100
VR = 50 V
VI = 0,
VS 20
II = 250 A,
II(off)
UNIT
MAX
50
f = 1 MHz
25
pF
PARAMETER
TEST CONDITIONS
ULN2003A
MIN
TYP
ULN2004A
MAX
MIN
TYP
IC = 125 mA
VI(on)
ON-state input
voltage
Figure 14
VCE = 2 V
2.4
IC = 250 mA
2.7
IC = 275 mA
Figure 18
VCE(sat)
Collector-emitter
saturation voltage
Figure 13
ICEX
Collector cutoff
current
VS = 50 V, IO = 300 mA
8
VS 20
VS 20
IC = 100 mA
0.9
1.1
0.9
1.1
II = 350 A,
IC = 200 mA
1.3
1.3
II = 500 A,
IC = 350 mA
1.2
1.6
1.2
1.6
Figure 9
VCE = 50 V,
II = 0
50
50
Figure 10
VCE = 50 V,
TA = 70C
II = 0
100
100
Clamp forward
voltage
Figure 16
IF = 350 mA
II(off)
Off-state input
current
Figure 11
VCE = 50 V,
TA = 70C,
II
Input current
Figure 12
VI = 6 V
IC = 500 A
50
65
0.93
1.7
50
Ci
Input capacitance
Figure 15
VR = 50 V
VR = 50 V
TA = 70C
VI = 0,
f = 1 MHz
15
V
A
65
1.35
VI = 5 V
VI = 12 V
Clamp reverse
current
500
1.7
VI = 3.85 V
IR
mV
II = 250 A,
VF
IC = 350 mA
VOH
UNIT
IC = 200 mA
IC = 300 mA
High-level output
voltage after
switching
MAX
0.35
0.5
1.45
50
50
100
100
25
15
25
mA
A
pF
www.ti.com
VI(on)
VOH
VCE(sat)
TEST FIGURE
Figure 14
Figure 18
Figure 13
ULN2003AI
TEST
CONDITIONS
VCE = 2 V
MIN
2.4
IC = 250 mA
2.7
IC = 300 mA
II = 250 A,
IC = 100 mA
II = 350 A,
II = 500 A,
II = 0
Figure 9
VCE = 50 V,
VF
Figure 16
IF = 350 mA
II(off)
Figure 11
VCE = 50 V,
II
Input current
Figure 12
VI = 3.85 V
IR
Figure 15
VR = 50 V
Ci
Input capacitance
VI = 0,
MAX
IC = 200 mA
VS = 50 V, IO = 300 mA
ICEX
TYP
VS 50
1.1
IC = 200 mA
1.3
IC = 350 mA
1.2
1.6
1.7
50
15
50
V
A
65
0.93
f = 1 MHz
mV
0.9
IC = 500 A
UNIT
1.35
mA
50
25
pF
VI(on)
VOH
VCE(sat)
TEST FIGURE
Figure 14
Figure 18
Figure 13
TEST CONDITIONS
VCE = 2 V
II = 0
Figure 9
VCE = 50 V,
IF = 350 mA
II(off)
Figure 11
VCE = 50 V,
II
Input current
Figure 12
VI = 3.85 V
IR
Figure 15
VR = 50 V
Ci
Input capacitance
II = 500 A,
Figure 16
2.9
IC = 300 mA
II = 350 A,
VI = 0,
MAX
2.7
IC = 100 mA
TYP
IC = 250 mA
II = 250 A,
VF
MIN
IC = 200 mA
VS = 50 V, IO = 300 mA
ICEX
ULN2003AI
VS 50
1.2
IC = 200 mA
1.4
IC = 350 mA
1.2
1.7
1.7
30
15
100
2.2
1.35
mA
100
25
pF
65
0.93
f = 1 MHz
mV
0.9
IC = 500 A
UNIT
PARAMETER
TEST CONDITIONS
ULQ2003A
MIN
TYP
ULQ2004A
MAX
MIN
TYP
MAX
IC = 125 mA
ON-state input
voltage
VI(on)
Figure 14
VCE = 2 V
IC = 200 mA
2.7
IC = 250 mA
2.9
IC = 275 mA
IC = 300 mA
High-level output
voltage after
switching
VCE(sat)
Collector-emitter
saturation voltage
Collector cutoff
current
ICEX
Figure 18
VS = 50 V, IO = 300 mA
8
VS 50
II = 350 A,
II = 500 A,
Figure 9
VCE = 50 V,
II = 0
Figure 10
VCE = 50 V,
TA = 70C
II = 0
100
VI = 6 V
500
Clamp forward
voltage
Figure 16
IF = 350 mA
II(off)
OFF-state input
current
Figure 11
VCE = 50 V,
TA = 70C,
0.9
1.2
IC = 200 mA
IC = 350 mA
1.2
Figure 12
0.9
1.1
1.4
1.3
1.7
1.2
1.6
100
1.7
IC = 500 A
VI = 3.85 V
Input current
mV
IC = 100 mA
VF
II
VS 50
II = 250 A,
Figure 13
2.3
1.7
65
0.93
Clamp reverse
current
Ci
Input capacitance
Figure 15
50
TA = 25C
VR = 50 V
VI = 0,
f = 1 MHz
15
V
A
65
1.35
VI = 5 V
VR = 50 V
50
0.35
0.5
1.45
VI = 12 V
IR
IC = 350 mA
VOH
UNIT
100
50
100
100
25
15
25
mA
A
pF
TEST CONDITIONS
ULN2002A, ULN2003A,
ULN2004A
MIN
TYP
MAX
UNIT
tPLH
See Figure 17
0.25
tPHL
See Figure 17
0.25
TEST CONDITIONS
ULN2003AI
MIN
TYP
MAX
UNIT
tPLH
See Figure 17
0.25
tPHL
See Figure 17
0.25
www.ti.com
ULN2003AI
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tPLH
See Figure 17
10
tPHL
See Figure 17
10
ULQ2003A, ULQ2004A
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tPLH
See Figure 17
10
tPHL
See Figure 17
10
VCE(sat)
VCE(sat) - Collector-Emitter Saturation Voltage - V
2.5
TA = 25C
2
II = 250 A
II = 350 A
II = 500 A
1.5
0.5
0
0
100
200
300
400
500
600
700
IC - Collector Current - mA
800
VCE(sat)
VCE(sat) - Collector-Emitter Saturation Voltage - V
II = 250 A
2
II = 350 A
1.5
II = 500 A
1
0.5
0
0
100
200
300
400
500
600
700
800
500
450
IIC
C - Maximum Collector Current - mA
RL = 10
TA = 25C
IC
IC - Collector Current - mA
400
VS = 10 V
350
VS = 8 V
300
250
200
150
100
50
0
500
N=1
400
N=4
N=3
300
N=2
N=6
200 N = 7
N=5
100
TA = 70C
N = Number of Outputs
Conducting Simultaneously
25
50
75
100
125
150
200
175
10
20
30
40
II - Input Current - A
50
60
70
80
90 100
Duty Cycle - %
600
2000
TJ = -40C to 105C
IIC
C - Maximum Collector Current - mA
1800
500
400
N=4
300
N=5
N=6
N=7
1600
Input Current A
N=1
N=3
N=2
200
1200
1000
Maximum
800
600
100
1400
400
TA = 85C
N = Number of Outputs
Conducting Simultaneously
0
10
20
30
40
50
60
70
Typical
200
80
90 100
2.5
3
3.5
4
Input Voltage V
Duty Cycle - %
4.5
500
2.1
V CE = 2 V
TJ = -40C to 105C
TJ = -40C to 105C
450
400
Output Current mA
1.9
1.7
1.5
Maximum
1.3
350
300
250
Minimum
200
1.1
150
Typical
0.9
100
200
300
400
500
Output Current mA
100
250
350
450
550
650
Input Current A
www.ti.com
Open
VCE
ICEX
ICEX
Open
VI
VCE
II(on)
IC
Open
VI
II
VCE
Open
IC
II
10
VCE
IC
VI(on)
VCE
IC
VF
IF
Open
Open
200 W
10 ns
5 ns
90%
1.5 V
Input
VIH
(see Note C)
90%
1.5 V
10%
10%
0V
40 s
VOH
Output
VOL
VOLTAGE WAVEFORMS
The pulse generator has the following characteristics: PRR = 12.5 kHz, ZO = 50 .
CL includes probe and jig capacitance.
For testing the ULN2003A device, ULN2003AI device, and ULQ2003A devices, VIH = 3 V; for the ULN2002A device,
VIH = 13 V; for the ULN2004A and the ULQ2004A devices, VIH = 8 V.
11
www.ti.com
8 Detailed Description
8.1 Overview
This standard device has proven ubiquity and versatility across a wide range of applications. This is due to
integration of 7 Darlington transistors of the device that are capable of sinking up to 500 mA and wide GPIO
range capability.
The ULN2003A device comprises seven high-voltage, high-current NPN Darlington transistor pairs. All units
feature a common emitter and open collector outputs. To maximize their effectiveness, these units contain
suppression diodes for inductive loads. The ULN2003A device has a series base resistor to each Darlington pair,
thus allowing operation directly with TTL or CMOS operating at supply voltages of 5 V or 3.3 V. The ULN2003A
device offers solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and
LEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by
paralleling the outputs.
This device can operate over a wide temperature range (40C to 105C).
COM
7V
Output C
10.5 N
Input B
7.2 N
3 N
COM
Output C
RB
2.7 N
Input B
Output C
RB
10.5 N
Input B
7.2 N
3 N
12
COM
7.2 N
3 N
13
www.ti.com
3.3-V Logic
3.3-V Logic
IN1
OUT1
IN2
OUT2
IN3
OUT3
IN4
OUT4
VSUP
3.3-V Logic
IN5
OUT5
IN6
OUT6
IN7
OUT7
GND
COM
VSUP
14
EXAMPLE VALUE
GPIO voltage
3.3 V or 5 V
12 V to 48 V
Number of channels
Duty cycle
100%
(1)
PD = VOLi ILi
i=1
where
(2)
To ensure reliability of ULN2003A device and the system, the on-chip power dissipation must be lower that or
equal to the maximum allowable power dissipation (PD(MAX)) dictated by below equation Equation 3.
PD(MAX) =
(T
J(MAX)
- TA )
qJA
where
(3)
Limit the die junction temperature of the ULN2003A device to less than 125C. The IC junction temperature is
directly proportional to the on-chip power dissipation.
15
www.ti.com
13
12
11
10
9
8
7
6
5
4
3
2
1
0
-0.004
14
12
Output voltage - V
Output voltage - V
The characterization data shown in Figure 23 and Figure 24 were generated using the ULN2003A device driving
an OMRON G5NB relay and under the following conditions: VIN = 5 V, VSUP= 12 V, and RCOIL= 2.8 k.
8
6
4
2
0.004
0.008
Time (s)
0.012
0
-0.004
0.016
D001
16
10
0.004
0.008
Time (s)
0.012
0.016
D001
VSS
16
16
15
15
14
14
13
13
5
12
11
10
12
11
10
Lam
Test
TTL
Output
VDD
P-MOS
Output
ULQ2003A
VCC
ULQ2003A
16
16
15
15
14
14
13
13
12
12
11
11
10
10
RP
CMOS
Output
TTL
Output
17
www.ti.com
11 Layout
11.1 Layout Guidelines
Thin traces can be used on the input due to the low-current logic that is typically used to drive ULN2003A device.
Take care to separate the input channels as much as possible, as to eliminate crosstalk. TI recommends thick
traces for the output to drive whatever high currents that may be needed. Wire thickness can be determined by
the current density of the trace material and desired drive current.
Because all of the channels currents return to a common emitter, it is best to size that trace width to be very
wide. Some applications require up to 2.5 A.
GND
1B
2B
1
2
16
15
1C
2C
3B
14
3C
4B
5B
13
12
4C
5C
6B
5
6
11
6C
7B
7
8
10
9
7C
VCOM
18
PRODUCT FOLDER
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
ULN2002A
Click here
Click here
Click here
Click here
Click here
ULN2003A
Click here
Click here
Click here
Click here
Click here
ULN2003AI
Click here
Click here
Click here
Click here
Click here
ULN2004A
Click here
Click here
Click here
Click here
Click here
ULQ2003A
Click here
Click here
Click here
Click here
Click here
ULQ2004A
Click here
Click here
Click here
Click here
Click here
12.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.6 Glossary
SLYZ022 TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
19
www.ti.com
5-May-2015
PACKAGING INFORMATION
Orderable Device
Status
(1)
Eco Plan
Lead/Ball Finish
(2)
(6)
(3)
Op Temp (C)
Device Marking
(4/5)
ULN2001AD
OBSOLETE
SOIC
16
TBD
Call TI
Call TI
ULN2001ADR
OBSOLETE
SOIC
16
TBD
Call TI
Call TI
ULN2001AN
OBSOLETE
PDIP
16
TBD
Call TI
Call TI
ULN2002AD
OBSOLETE
SOIC
16
TBD
Call TI
Call TI
ULN2002AN
ACTIVE
PDIP
16
25
Pb-Free
(RoHS)
CU NIPDAU
-20 to 70
ULN2002AN
ULN2002ANE4
ACTIVE
PDIP
16
25
Pb-Free
(RoHS)
CU NIPDAU
-20 to 70
ULN2002AN
ULN2003AD
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
ULN2003A
ULN2003ADE4
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
ULN2003A
ULN2003ADG4
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
ULN2003A
ULN2003ADR
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-20 to 70
ULN2003A
ULN2003ADRE4
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
ULN2003A
ULN2003ADRG3
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-20 to 70
ULN2003A
ULN2003ADRG4
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
ULN2003A
ULN2003AID
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 105
ULN2003AI
ULN2003AIDE4
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 105
ULN2003AI
ULN2003AIDG4
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 105
ULN2003AI
ULN2003AIDR
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-40 to 105
ULN2003AI
ULN2003AIDRE4
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 105
ULN2003AI
ULN2003AIDRG4
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 105
ULN2003AI
Addendum-Page 1
Samples
www.ti.com
5-May-2015
Orderable Device
Status
(1)
Eco Plan
Lead/Ball Finish
(2)
(6)
(3)
Op Temp (C)
Device Marking
(4/5)
ULN2003AIN
ACTIVE
PDIP
16
25
Pb-Free
(RoHS)
CU NIPDAU | CU SN
-40 to 105
ULN2003AIN
ULN2003AINE4
ACTIVE
PDIP
16
25
Pb-Free
(RoHS)
CU NIPDAU
-40 to 105
ULN2003AIN
ULN2003AINSR
ACTIVE
SO
NS
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 105
ULN2003AI
ULN2003AIPW
ACTIVE
TSSOP
PW
16
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 105
UN2003AI
ULN2003AIPWE4
ACTIVE
TSSOP
PW
16
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 105
UN2003AI
ULN2003AIPWG4
ACTIVE
TSSOP
PW
16
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 105
UN2003AI
ULN2003AIPWR
ACTIVE
TSSOP
PW
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-40 to 105
UN2003AI
ULN2003AIPWRG4
ACTIVE
TSSOP
PW
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 105
UN2003AI
TBD
Call TI
Call TI
-55 to 125
25
Pb-Free
(RoHS)
CU NIPDAU | CU SN
-20 to 70
ULN2003AN
ULN2003AJ
OBSOLETE
CDIP
16
ULN2003AN
ACTIVE
PDIP
16
ULN2003ANE3
PREVIEW
PDIP
16
TBD
Call TI
Call TI
-20 to 70
ULN2003AN
ULN2003ANE4
ACTIVE
PDIP
16
25
Pb-Free
(RoHS)
CU NIPDAU
-20 to 70
ULN2003AN
ULN2003ANSR
ACTIVE
SO
NS
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
ULN2003A
ULN2003ANSRE4
ACTIVE
SO
NS
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
ULN2003A
ULN2003ANSRG4
ACTIVE
SO
NS
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
ULN2003A
ULN2003APW
ACTIVE
TSSOP
PW
16
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
UN2003A
ULN2003APWG4
ACTIVE
TSSOP
PW
16
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
UN2003A
ULN2003APWR
ACTIVE
TSSOP
PW
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-20 to 70
UN2003A
ULN2003APWRG4
ACTIVE
TSSOP
PW
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
UN2003A
Addendum-Page 2
Samples
www.ti.com
5-May-2015
Orderable Device
Status
(1)
Eco Plan
Lead/Ball Finish
(2)
(6)
(3)
Op Temp (C)
Device Marking
(4/5)
ULN2004AD
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
ULN2004A
ULN2004ADE4
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
ULN2004A
ULN2004ADG4
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
ULN2004A
ULN2004ADR
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-20 to 70
ULN2004A
ULN2004ADRE4
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
ULN2004A
ULN2004ADRG4
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
ULN2004A
ULN2004AN
ACTIVE
PDIP
16
25
Pb-Free
(RoHS)
CU NIPDAU
-20 to 70
ULN2004AN
ULN2004ANE4
ACTIVE
PDIP
16
25
Pb-Free
(RoHS)
CU NIPDAU
-20 to 70
ULN2004AN
ULN2004ANSR
ACTIVE
SO
NS
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-20 to 70
ULN2004A
ULQ2003AD
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
ULQ2003A
ULQ2003ADG4
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
ULQ2003ADR
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
ULQ2003ADRG4
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
ULQ2003AN
ACTIVE
PDIP
16
25
Pb-Free
(RoHS)
CU NIPDAU
-40 to 85
ULQ2003A
ULQ2004AD
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
ULQ2004A
ULQ2004ADG4
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
ULQ2004ADR
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
ULQ2004ADRG4
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
Addendum-Page 3
ULQ2003A
-40 to 85
ULQ2003A
ULQ2003A
ULQ2004A
-40 to 85
ULQ2004A
ULQ2004A
Samples
www.ti.com
5-May-2015
Orderable Device
Status
(1)
ULQ2004AN
ACTIVE
16
25
Eco Plan
Lead/Ball Finish
(2)
(6)
(3)
Pb-Free
(RoHS)
CU NIPDAU
Op Temp (C)
Device Marking
(4/5)
-40 to 85
ULQ2004AN
(1)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF ULQ2003A, ULQ2004A :
Addendum-Page 4
Samples
www.ti.com
5-May-2015
Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
Addendum-Page 5
20-Aug-2015
Device
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
ULN2003ADR
SOIC
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
ULN2003ADR
SOIC
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
ULN2003ADRG3
SOIC
16
2500
330.0
16.8
6.5
10.3
2.1
8.0
16.0
Q1
ULN2003ADRG4
SOIC
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
ULN2003AIDR
SOIC
16
2500
330.0
16.8
6.5
10.3
2.1
8.0
16.0
Q1
ULN2003AIDRG4
SOIC
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
ULN2003AIPWR
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
ULN2003AIPWR
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
ULN2003AIPWRG4
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
ULN2003APWR
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
ULN2003APWR
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
ULN2003APWRG4
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
ULN2004ADR
SOIC
16
2500
330.0
16.8
6.5
10.3
2.1
8.0
16.0
Q1
ULN2004ADRG4
SOIC
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
ULN2004ADRG4
SOIC
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
ULQ2003ADR
SOIC
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
ULQ2003ADRG4
SOIC
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
Pack Materials-Page 1
20-Aug-2015
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
ULN2003ADR
SOIC
16
2500
333.2
345.9
28.6
ULN2003ADR
SOIC
16
2500
367.0
367.0
38.0
ULN2003ADRG3
SOIC
16
2500
364.0
364.0
27.0
ULN2003ADRG4
SOIC
16
2500
333.2
345.9
28.6
ULN2003AIDR
SOIC
16
2500
364.0
364.0
27.0
ULN2003AIDRG4
SOIC
16
2500
333.2
345.9
28.6
ULN2003AIPWR
TSSOP
PW
16
2000
364.0
364.0
27.0
ULN2003AIPWR
TSSOP
PW
16
2000
367.0
367.0
35.0
ULN2003AIPWRG4
TSSOP
PW
16
2000
367.0
367.0
35.0
ULN2003APWR
TSSOP
PW
16
2000
367.0
367.0
35.0
ULN2003APWR
TSSOP
PW
16
2000
364.0
364.0
27.0
ULN2003APWRG4
TSSOP
PW
16
2000
367.0
367.0
35.0
ULN2004ADR
SOIC
16
2500
364.0
364.0
27.0
ULN2004ADRG4
SOIC
16
2500
333.2
345.9
28.6
ULN2004ADRG4
SOIC
16
2500
367.0
367.0
38.0
ULQ2003ADR
SOIC
16
2500
333.2
345.9
28.6
ULQ2003ADRG4
SOIC
16
2500
367.0
367.0
38.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as components) are sold subject to TIs terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TIs terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TIs goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or enhanced plastic are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
www.ti.com/automotive
Amplifiers
amplifier.ti.com
www.ti.com/communications
Data Converters
dataconverter.ti.com
www.ti.com/computers
DLP Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
www.ti.com/energy
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
www.ti.com/video
RFID
www.ti-rfid.com
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright 2015, Texas Instruments Incorporated