SP3222E/3232E: Features

SP3222E/3232E
True +3.0V to +5.5V RS-232 Transceivers

FEATURES
Meets true EIA/TIA-232-F Standards
from a +3.0V to +5.5V power supply
Minimum 120Kbps Data Rate Under Full
Load
1A Low-Power Shutdown with Receivers
Active (SP3222E)
Interoperable with RS-232 down to +2.7V
power source
Enhanced ESD Specifications:
15kV Human Body Model
15kV IEC1000-4-2 Air Discharge
8kV IEC1000-4-2 Contact Discharge
EN
18 SHDN
C1+ 2
17 VCC
V+
16 GND
C1-
15
T1OUT
C2+
14
R1IN
C2-
13 R1OUT
12 T1IN
SP3222E
V-
T2OUT
11 T2IN
R2IN
10
R2OUT
DIP/SO
Now Available in Lead Free Packaging

Note: See page 6 for other pinouts
DESCRIPTION
The SP3222E/3232E series is an RS-232 transceiver solution intended for portable or handheld applications such as notebook or palmtop computers. The SP3222E/3232E series has
a high-efficiency, charge-pump power supply that requires only 0.1F capacitors in 3.3V
operation. This charge pump allows the SP3222E/3232E series to deliver true RS-232
performance from a single power supply ranging from +3.3V to +5.0V. The SP3222E/3232E
are 2-driver/2-receiver devices. This series is ideal for portable or hand-held applications such
as notebook or palmtop computers. The ESD tolerance of the SP3222E/3232E devices are
over 15kV for both Human Body Model and IEC1000-4-2 Air discharge test methods. The
SP3222E device has a low-power shutdown mode where the devices' driver outputs and
charge pumps are disabled. During shutdown, the supply current falls to less than 1A.
SELECTION TABLE
MODEL
Power Supplies
RS-232
Drivers
RS-232
Receivers
External
Components
Shutdown
TTL
3-State
No. of
Pins
SP3222
+3.0V to +5.5V
Yes
Yes
18, 20
SP3232
+3.0V to +5.5V
No
No
16
Date: 02/24/05
SP3222E, SP3232E True +3.0 to +5.0V RS-232 Transceivers
Copyright 2005 Sipex Corporation
Input Voltages
TxIN, EN ................................................... -0.3V to +6.0V
RxIN .......................................................................... 15V
ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the
device at these ratings or any other above those indicated in
the operation sections of the specifications below is not
implied. Exposure to absolute maximum rating conditions
for extended periods of time may affect reliability and cause
permanent damage to the device.
Output Voltages
TxOUT ...................................................................... 15V
RxOUT ........................................... -0.3V to (VCC + 0.3V)
Short-Circuit Duration
TxOUT ............................................................ Continuous
VCC................................................................-0.3V to +6.0V
V+ (NOTE 1)................................................-0.3V to +7.0V
V- (NOTE 1)................................................+0.3V to -7.0V
V+ + |V-| (NOTE 1)....................................................+13V
Storage Temperature .............................. -65C to +150C

Power Dissipation Per Package
20-pin SSOP (derate 9.25mW/oC above +70oC) ..... 750mW
18-pin PDIP (derate 15.2mW/oC above +70oC) .... 1220mW
18-pin SOIC (derate 15.7mW/oC above +70oC) ... 1260mW
20-pin TSSOP (derate 11.1mW/oC above +70oC) .. 890mW
16-pin SSOP (derate 9.69mW/oC above +70oC) ..... 775mW
16-pin PDIP (derate 14.3mW/oC above +70oC) .... 1150mW
16-pin Wide SOIC (derate 11.2mW/oC above +70oC) 900mW
16-pin TSSOP (derate 10.5mW/oC above +70oC) .. 850mW
16-pin nSOIC (derate 13.57mW/C above +70C) .. 1086mW
ICC (DC VCC or GND current).................................100mA
NOTE 1: V+ and V- can have maximum magnitudes of 7V, but their absolute difference cannot exceed 13V.
ELECTRICAL CHARACTERISTICS
Unless otherwise noted, the following specifications apply for VCC = +3.0V to +5.0V with TAMB = TMIN to TMAX
PARAMETER
MIN.
TYP.
MAX.
UNITS
CONDITIONS
Supply Current
0.3
1.0
mA
no load, TAMB = +25oC, VCC = 3.3V
Shutdown Supply Current
1.0
10
SHDN = GND, TAMB = +25oC, VCC = +3.3V
0.8
TxIN, EN, SHDN, Note 2
VCC = 3.3V, Note 2

VCC = 5.0V, Note 2
TxIN, EN, SHDN, TAMB = +25oC
DC CHARACTERISTICS
LOGIC INPUTS AND RECEIVER OUTPUTS

Input Logic Threshold LOW
Input Logic Threshold HIGH
2.0
2.4
Input Leakage Current
0.01
1. 0
Output Leakage Current
0.05
10
receivers disabled
0.4
IOUT = 1.6mA
Output Voltage LOW

Output Voltage HIGH
VCC-0.6
VCC-0.1
IOUT = -1.0mA
Output Voltage Swing
5.0
5. 4
3k load to ground at all driver outputs,

TAMB = +25oC
Output Resistance
300
VCC = V+ = V- = 0V, TOUT = +2V
DRIVER OUTPUTS
Output Short-Circuit Current

Output Leakage Current
Date: 02/24/05
35
70
60
100
mA
mA
VOUT = 0V
VOUT = +15V
25
VOUT = +12V,VCC= 0V to 5.5V,drivers disabled
ELECTRICAL CHARACTERISTICS
Unless otherwise noted, the following specifications apply for VCC = +3.0V to +5.0V with TAMB = TMIN to TMAX.
Typical Values apply at VCC = +3.3V or +5.0V and TAMB = 25oC.
PARAMETER
MIN.
TYP.
MAX.
UNITS
+15
CONDITIONS
RECEIVER INPUTS
Input Voltage Range
-15
Input Threshold LOW
0.6
0.8
1.2
1.5
Input Threshold HIGH
1. 5
1.8
Input Hysteresis
0.3
Input Resistance
2.4
2.4
VCC=3.3V
VCC=5.0V
VCC=3.3V
VCC=5.0V
120
235
kbps
Driver Propagation Delay
1.0
1.0
s
s
tPHL, RL = 3K, CL = 1000pF

tPLH, RL = 3K, CL = 1000pF
Receiver Propagation Delay
0.3
0.3
tPHL, RxIN to RxOUT, CL=150pF

tPLH, RxIN to RxOUT, CL=150pF
Receiver Output Enable Time
200
ns
Receiver Output Disable Time
200
ns
Driver Skew
100
500
ns
| tPHL - tPLH |, TAMB = 25oC
Receiver Skew
200
1000
ns
| tPHL - tPLH |
30
V/s
TIMING CHARACTERISTICS
Maximum Data Rate
Transition-Region Slew Rate
RL=3k, CL=1000pF, one driver switching
VCC = 3.3V, RL = 3K, TAMB = 25oC,

measurements taken from -3.0V to +3.0V
or +3.0V to -3.0V
NOTE 2: Driver input hysteresis is typically 250mV.
Date: 02/24/05
TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise noted, the following performance characteristics apply for VCC = +3.3V, 120kbps data rates, all drivers
loaded with 3k, 0.1F charge pump capacitors, and TAMB = +25C.
14
12
10
Vout+
Vout-
Slew Rate [V/s]
Transmitter Output Voltage [V]
0
0
500
1000
1500
2000
-2
8
6
4
+Slew
-Slew
-4
2
-6
0
Load Capacitance [pF]
Figure 1. Transmitter Output Voltage VS. Load

Capacitance for the SP3222 and the SP3232
500
1000
1500
2000
2330
Figure 2. Slew Rate VS. Load Capacitance for the

SP3222 and the SP3232
50
118KHz
60KHz
10KHz
45
40
Supply Current [mA]
35
30
25
20
15
10
5
0
0
500
1000
1500
2000
2330
Figure 3. Supply Current VS. Load Capacitance when

Transmitting Data for the SP3222 and the SP3232
Date: 02/24/05
PIN NUMBER
NAME
SP3222E
FUNCTION
DIP/SO
SSOP/TSSOP
SP3232E
EN
Receiver Enable. Apply logic LOW for normal operation.

Apply logic HIGH to disable the receiver outputs (high-Z state).
C1+
Positive terminal of the voltage doubler charge-pump capacitor.
V+
+5.5V generated by the charge pump.
C1-
Negative terminal of the voltage doubler charge-pump capacitor.
C2+
Positive terminal of the inverting charge-pump capacitor.
C2-
Negative terminal of the inverting charge-pump capacitor.
V-
-5.5V generated by the charge pump.
T1OUT
RS-232 driver output.
15
17
14
T2OUT
RS-232 driver output.
R1IN
RS-232 receiver input.
14
16
13
R2IN
RS-232 receiver input.
R1OUT
TTL/CMOS reciever output.
13
15
12
R2OUT
TTL/CMOS reciever output.
10
10
T1IN
TTL/CMOS driver input.
12
13
11
T2IN
TTL/CMOS driver input.
11
12
10
GND
Ground.
16
18
15
+3.0V to +5.5V supply voltage
17
19
16
Shutdown Control Input. Drive HIGH for normal device operation.

Drive LOW to shutdown the drivers (high-Z output) and the onboard power supply.
18
20
11, 14
VCC
SHDN
N.C.
No Connect.
Table 1. Device Pin Description
Date: 02/24/05
EN
20 SHDN
C1+ 2
EN
19 VCC
18 SHDN
C1+ 2
V+
18 GND
C1-
17
C2+
16
C2-
15 R1OUT
V-
14
T2OUT
R2IN
17 VCC
V+
16 GND
T1OUT
C1-
15
T1OUT
R1IN
C2+
14
R1IN
C2-
13 R1OUT
N.C.
V-
12 T1IN
13 T1IN
T2OUT
11 T2IN
12 T2IN
R2IN
10
R2OUT 10
SP3222E
11
SP3222E
R2OUT
N.C.
DIP/SO
SSOP/TSSOP
Figure 4. Pinout Configurations for the SP3222E
16 VCC
C1+ 1
V+ 2
15 GND
C1-
C2+
C2-
12 R1OUT
V-
11 T1IN
T2OUT
10
R2IN
14 T1OUT
SP3232E
13 R1IN
T2IN
R2OUT
Figure 5. Pinout Configuration for the SP3232E
Date: 02/24/05
VCC
C5
C1
0.1F
2 C1+
0.1F
LOGIC
INPUTS
0.1F
19
VCC
6 C2-
V+
*C3
SP3222E
SSOP
TSSOP
V-
T1OUT
17
12 T2IN
T2OUT
R2IN
0.1F
C2
0.1F
V+
RS-232
OUTPUTS
LOGIC
INPUTS
RS-232
INPUTS
LOGIC
OUTPUTS
*C3
SP3222E
DIP/SO
C4
12 T1IN
T1OUT
15
11 T2IN
T2OUT
R1IN
14
R2IN
5k
10 R2OUT
0.1F
6 C2-
0.1F
RS-232
OUTPUTS
RS-232
INPUTS
5k
5k
1 EN
V-
13 R1OUT
4 C1-
0.1F
16
5k
10 R2OUT
C1
2 C1+
5 C2+
13 T1IN
R1IN
0.1F
17
VCC
0.1F
7
C4
15 R1OUT
LOGIC
OUTPUTS
C5
4 C15 C2+
C2
VCC
SHDN
1 EN
20
SHDN
18
GND
GND
*can be returned to
either VCC or GND
18
16
*can be returned to
either VCC or GND
Figure 6. SP3222E Typical Operating Circuits
VCC
C5
C1
0.1F
1 C1+
0.1F
C2
LOGIC
INPUTS
V+
*C3
SP3232E
V-
5 C211 T1IN
T1OUT
14
10 T2IN
T2OUT
R1IN
13
R2IN
5k
9 R2OUT
0.1F
6
C4
0.1F
12 R1OUT
LOGIC
OUTPUTS
3 C14 C2+
16
VCC
0.1F
RS-232
OUTPUTS
RS-232
INPUTS
5k
GND
15
*can be returned to
either VCC or GND
Figure 7. SP3232E Typical Operating Circuit
Date: 02/24/05
DESCRIPTION
The slew rate of the driver output is internally
limited to a maximum of 30V/s in order to meet
the EIA standards (EIA RS-232D 2.1.7, Paragraph 5). The transition of the loaded output
from HIGH to LOW also meets the monotonicity requirements of the standard.
The SP3222E/3232E transceivers meet the EIA/

TIA-232 and V.28/V.24 communication protocols and can be implemented in battery-powered, portable, or hand-held applications such as
notebook or palmtop computers. The SP3222E/
3232E devices all feature Sipex's proprietary
on-board charge pump circuitry that generates 2
x VCC for RS-232 voltage levels from a single
+3.0V to +5.5V power supply. This series is
ideal for +3.3V-only systems, mixed +3.3V to
+5.5V systems, or +5.0V-only systems that require true RS-232 performance. The SP3222E/
3232E series have drivers that operate at a typical data rate of 235Kbps fully loaded.
The SP3222E/3232E drivers can maintain high

data rates up to 235Kbps fully loaded. Figure 8
shows a loopback test circuit used to test the
RS-232 drivers. Figure 9 shows the test results
of the loopback circuit with all drivers active at
120Kbps with RS-232 loads in parallel with
1000pF capacitors. Figure 10 shows the test
results where one driver was active at 235Kbps
and all drivers loaded with an RS-232 receiver
in parallel with a 1000pF capacitor. A solid
RS-232 data transmission rate of 120Kbps
provides compatibility with many designs
in personal computer peripherals and LAN
applications.
The SP3222E and SP3232E are 2-driver/2-receiver devices ideal for portable or hand-held
applications. The SP3222E features a 1A
shutdown mode that reduces power consumption and extends battery life in portable systems.
Its receivers remain active in shutdown mode,
allowing external devices such as modems to be
monitored using only 1A supply current.
The SP3222E driver's output stages are turned

off (tri-state) when the device is in shutdown
mode. When the power is off, the SP3222E
device permits the outputs to be driven up to
12V. The driver's inputs do not have pull-up
resistors. Designers should connect unused
inputs to VCC or GND.
THEORY OF OPERATION
The SP3222E/3232E series are made up of three
basic circuit blocks: 1. Drivers, 2. Receivers,
and 3. the Sipex proprietary charge pump.
In the shutdown mode, the supply current falls to

less than 1A, where SHDN = LOW. When the
SP3222E device is shut down, the device's
driver outputs are disabled (tri-stated) and the
charge pumps are turned off with V+ pulled
down to VCC and V- pulled to GND. The time
required to exit shutdown is typically 100s.
Connect SHDN to VCC if the shutdown mode is
not used. SHDN has no effect on RxOUT or
RxOUTB. As they become active, the two driver
outputs go to opposite RS-232 levels where one
driver input is HIGH and the other LOW. Note
that the drivers are enabled only when the
magnitude of V- exceeds approximately 3V.
Drivers
The drivers are inverting level transmitters that
convert TTL or CMOS logic levels to 5.0V
EIA/TIA-232 levels inverted relative to the input logic levels. Typically, the RS-232 output
voltage swing is 5.5V with no load and at least
5V minimum fully loaded. The driver outputs
are protected against infinite short-circuits to
ground without degradation in reliability. Driver
outputs will meet EIA/TIA-562 levels of 3.7V
with supply voltages as low as 2.7V.
The drivers typically can operate at a data rate
of 235Kbps. The drivers can guarantee a data
rate of 120Kbps fully loaded with 3K in
parallel with 1000pF, ensuring compatibility
with PC-to-PC communication software.
Date: 02/24/05
VCC
C5
C1
0.1F
VCC
C1+
V+
0.1F
0.1F
C3
C1-
C2
SP3222E
SP3232E
C2+
0.1F
VC4
C2TxOUT
TxIN
LOGIC
INPUTS
RxIN
RxOUT
LOGIC
OUTPUTS
0.1F
5k
EN
*SHDN
VCC
GND
1000pF
* SP3222 only
Figure 8. SP3222E/3232E Driver Loopback Test Circuit
T1 IN 1
T1 OUT 2
T
R1 OUT 3
R1 OUT 3
Ch1 5.00V
Ch3 5.00V
Ch2 5.00V M 5.00s Ch1
Ch1 5.00V
Ch3 5.00V
0V
Figure 9. Driver Loopback Test Results at 120kbps
Date: 02/24/05
T1 IN 1
T1 OUT 2
Ch2 5.00V M 2.50s Ch1
0V
Figure 10. Driver Loopback Test Results at 235kbps
Receivers
The receivers convert EIA/TIA-232 levels to
TTL or CMOS logic output levels. All receivers
have an inverting tri-state output. These receiver
outputs (RxOUT) are tri-stated when the enable
control EN = HIGH. In the shutdown mode, the
receivers can be active or inactive. EN has no
effect on TxOUT. The truth table logic of the
SP3222E/3232E driver and receiver outputs can
be found in Table 2.
In most circumstances, decoupling the power

supply can be achieved adequately using a 0.1F
bypass capacitor at C5 (refer to Figures 6 and 7).
In applications that are sensitive to power-supply noise, decouple VCC to ground with a capacitor of the same value as charge-pump capacitor
C1. Physically connect bypass capacitors as
close to the IC as possible.
The charge pumps operate in a discontinuous
mode using an internal oscillator. If the output
voltages are less than a magnitude of 5.5V, the
charge pumps are enabled. If the output voltage
exceed a magnitude of 5.5V, the charge pumps
are disabled. This oscillator controls the four
phases of the voltage shifting. A description of
each phase follows.
Since receiver input is usually from a transmission line where long cable lengths and system
interference can degrade the signal, the inputs
have a typical hysteresis margin of 300mV. This
ensures that the receiver is virtually immune to
noisy transmission lines. Should an input be left
unconnected, a 5k pulldown resistor to ground
will commit the output of the receiver to a HIGH
state.
Phase 1
VSS charge storage During this phase of
the clock cycle, the positive side of capacitors C1
and C2 are initially charged to VCC. Cl+ is then
switched to GND and the charge in C1 is transferred to C2. Since C2+ is connected to VCC, the
voltage potential across capacitor C2 is now 2
times VCC.
Charge Pump
The charge pump is a Sipexpatented design
(5,306,954) and uses a unique approach compared to older lessefficient designs. The charge
pump still requires four external capacitors, but
uses a fourphase voltage shifting technique to
attain symmetrical 5.5V power supplies. The
internal power supply consists of a regulated
dual charge pump that provides output voltages
5.5V regardless of the input voltage (VCC) over
the +3.0V to +5.5V range.
SHDN
EN
TxOUT
RxOUT
Tri-state
Active
Tri-state
Tri-state
Active
Active
Active
Tri-state
Phase 2
VSS transfer Phase two of the clock connects the negative terminal of C2 to the VSS
storage capacitor and the positive terminal of C2
to GND. This transfers a negative generated
voltage to C3. This generated voltage is regulated to a minimum voltage of -5.5V. Simultaneous with the transfer of the voltage to C3, the
positive side of capacitor C1 is switched to VCC
and the negative side is connected to GND.
Phase 3
VDD charge storage The third phase of the
clock is identical to the first phase the charge
transferred in C1 produces VCC in the negative
terminal of C1, which is applied to the negative
side of capacitor C2. Since C2+ is at VCC, the
voltage potential across C2 is 2 times VCC.
Table 2. Truth Table Logic for Shutdown and Enable

Control
Date: 02/24/05
10
Phase 4
VDD transfer The fourth phase of the clock
connects the negative terminal of C2 to GND,
and transfers this positive generated voltage
across C2 to C4, the VDD storage capacitor. This
voltage is regulated to +5.5V. At this voltage,
the internal oscillator is disabled. Simultaneous
with the transfer of the voltage to C4, the positive
side of capacitor C1 is switched to VCC and the
negative side is connected to GND, allowing the
charge pump cycle to begin again. The charge
pump cycle will continue as long as the operational conditions for the internal oscillator are
present.
potential to store electro-static energy and

discharge it to an integrated circuit. The
simulation is performed by using a test model as
shown in Figure 17. This method will test the
ICs capability to withstand an ESD transient
during normal handling such as in manufacturing
areas where the ICs tend to be handled
frequently.
The IEC-1000-4-2, formerly IEC801-2, is
generally used for testing ESD on equipment
and systems. For system manufacturers, they
must guarantee a certain amount of ESD
protection since the system itself is exposed to
the outside environment and human presence.
The premise with IEC1000-4-2 is that the
system is required to withstand an amount of
static electricity when ESD is applied to points
and surfaces of the equipment that are
accessible to personnel during normal usage.
The transceiver IC receives most of the ESD
current when the ESD source is applied to the
connector pins. The test circuit for IEC1000-4-2
is shown on Figure 18. There are two methods
within IEC1000-4-2, the Air Discharge method
and the Contact Discharge method.
Since both V+ and V are separately generated

from VCC; in a noload condition V+ and V will
be symmetrical. Older charge pump approaches
that generate V from V+ will show a decrease in
the magnitude of V compared to V+ due to the
inherent inefficiencies in the design.
The clock rate for the charge pump typically
operates at 250kHz. The external capacitors can
be as low as 0.1F with a 16V breakdown
voltage rating.
ESD Tolerance
With the Air Discharge Method, an ESD

voltage is applied to the equipment under
test (EUT) through air. This simulates an
electrically charged person ready to connect a
cable onto the rear of the system only to find
an unpleasant zap just before the person
touches the back panel. The high energy
potential on the person discharges through
an arcing path to the rear panel of the system
before he or she even touches the system. This
energy, whether discharged directly or through
air, is predominantly a function of the discharge
current rather than the discharge voltage.
Variables with an air discharge such as
approach speed of the object carrying the ESD
potential to the system and humidity will tend to
change the discharge current. For example, the
rise time of the discharge current varies with
the approach speed.
The SP3222E/3232E series incorporates

ruggedized ESD cells on all driver output and
receiver input pins. The ESD structure is
improved over our previous family for more
rugged applications and environments sensitive
to electro-static discharges and associated
transients. The improved ESD tolerance is at
least 15kV without damage nor latch-up.
There are different methods of ESD testing
applied:
a) MIL-STD-883, Method 3015.7
b) IEC1000-4-2 Air-Discharge
c) IEC1000-4-2 Direct Contact
The Human Body Model has been the generally
accepted ESD testing method for semiconductors. This method is also specified in MIL-STD883, Method 3015.7 for ESD testing. The premise
of this ESD test is to simulate the human bodys
Date: 02/24/05
11
VCC = +5V
C4
+5V
+
C1
C2
5V
VDD Storage Capacitor
VSS Storage Capacitor
C3
5V
Figure 12. Charge Pump Phase 1

VCC = +5V
C4
+
C1
C2
C3
10V

[
+6V
a) C2+
GND 1
GND 2
b) C2-
-6V
Ch1 2.00V Ch2 2.00V M 1.00s Ch1 5.48V
Figure 14. Charge Pump Waveforms

VCC = +5V
C4
+5V
C1
C2
5V

C3
5V

VCC = +5V
C4
+10V
C1
C2

C3

Date: 02/24/05
12
R
RSS
R
RC
C
SW2
SW2
SW1
SW1
Device
Under
Test
C
CSS
DC Power
Source
Figure 17. ESD Test Circuit for Human Body Model
The Contact Discharge Method applies the ESD

current directly to the EUT. This method was
devised to reduce the unpredictability of the
ESD arc. The discharge current rise time is
constant since the energy is directly transferred
without the air-gap arc. In situations such as
hand held systems, the ESD charge can be
directly discharged to the equipment from a
person already holding the equipment. The
current is transferred on to the keypad or the
serial port of the equipment directly and then
travels through the PCB and finally to the IC.
The circuit models in Figures 17 and 18

represent the typical ESD testing circuits used
for all three methods. The CS is initially charged
with the DC power supply when the first
switch (SW1) is on. Now that the capacitor is
charged, the second switch (SW2) is on while
SW1 switches off. The voltage stored in the
capacitor is then applied through RS, the current
limiting resistor, onto the device under test
(DUT). In ESD tests, the SW2 switch is pulsed
so that the device under test receives a duration
of voltage.
Contact-Discharge Module
RSS
RC
C
RV
SW2
SW1
Device
Under
Test
CSS
DC Power
Source
RS and RV add up to 330 for IEC1000-4-2.
Figure 18. ESD Test Circuit for IEC1000-4-2

Date: 02/24/05
13
For the Human Body Model, the current

limiting resistor (RS) and the source capacitor
(CS) are 1.5k an 100pF, respectively. For
IEC-1000-4-2, the current limiting resistor (RS)
and the source capacitor (CS) are 330 an 150pF,
respectively.
30A
15A
The higher CS value and lower RS value in the

IEC1000-4-2 model are more stringent than the
Human Body Model. The larger storage
capacitor injects a higher voltage to the test
point when SW2 is switched on. The lower
current limiting resistor increases the current
charge onto the test point.
0A
t=0ns
t=30ns
Figure 19. ESD Test Waveform for IEC1000-4-2
Device Pin
Tested
Human Body
Model
Air Discharge
Driver Outputs
Receiver Inputs
15kV
15kV
15kV
15kV
IEC1000-4-2
Direct Contact
8kV
8kV
Level
4
4
Table 3. Transceiver ESD Tolerance Levels
Date: 02/24/05
14
PACKAGE: PLASTIC SHRINK

SMALL OUTLINE
(SSOP)
E
D
A
A1
DIMENSIONS (Inches)
Minimum/Maximum
(mm)
Date: 02/24/05
16PIN
20PIN
0.068/0.078
(1.73/1.99)
0.068/0.078
(1.73/1.99)
A1
0.002/0.008
(0.05/0.21)
0.002/0.008
(0.05/0.21)
0.010/0.015
(0.25/0.38)
0.010/0.015
(0.25/0.38)
0.239/0.249
(6.07/6.33)
0.278/0.289
(7.07/7.33)
0.205/0.212
(5.20/5.38)
0.205/0.212
(5.20/5.38)
0.0256 BSC
(0.65 BSC)
0.0256 BSC
(0.65 BSC)
0.301/0.311
(7.65/7.90)
0.301/0.311
(7.65/7.90)
0.022/0.037
(0.55/0.95)
0.022/0.037
(0.55/0.95)
0/8
(0/8)
0/8
(0/8)
15
PACKAGE: PLASTIC
DUALINLINE
(NARROW)
E1 E
D1 = 0.005" min.
(0.127 min.)
A1 = 0.015" min.
(0.381min.)
A = 0.210" max.
(5.334 max).
C
A2
e = 0.100 BSC
(2.540 BSC)
B1
B
eA = 0.300 BSC
(7.620 BSC)
ALTERNATE
END PINS
(BOTH ENDS)
DIMENSIONS (Inches)
Minimum/Maximum
(mm)
16PIN
18PIN
A2
0.115/0.195
(2.921/4.953)
0.115/0.195
(2.921/4.953)
0.014/0.022
(0.356/0.559)
0.014/0.022
(0.356/0.559)
B1
0.045/0.070
(1.143/1.778)
0.045/0.070
(1.143/1.778)
0.008/0.014
(0.203/0.356)
0.008/0.014
(0.203/0.356)
Date: 02/24/05
0.780/0.800
0.880/0.920
(19.812/20.320) (22.352/23.368)
0.300/0.325
(7.620/8.255)
0.300/0.325
(7.620/8.255)
E1
0.240/0.280
(6.096/7.112)
0.240/0.280
(6.096/7.112)
0.115/0.150
(2.921/3.810)
0.115/0.150
(2.921/3.810)
0/ 15
(0/15)
0/ 15
(0/15)
16
PACKAGE: PLASTIC
SMALL OUTLINE (SOIC)
(WIDE)
E
D
A
A1
DIMENSIONS (Inches)
Minimum/Maximum
(mm)
Date: 02/24/05
16PIN
18PIN
0.090/0.104
(2.29/2.649)
0.090/0.104
(2.29/2.649))
A1
0.004/0.012
(0.102/0.300)
0.004/0.012
(0.102/0.300)
0.013/0.020
(0.330/0.508)
0.013/0.020
(0.330/0.508)
0.398/0.413
(10.10/10.49)
0.447/0.463
(11.35/11.74)
0.291/0.299
(7.402/7.600)
0.291/0.299
(7.402/7.600)
0.050 BSC
(1.270 BSC)
0.050 BSC
(1.270 BSC)
0.394/0.419
(10.00/10.64)
0.394/0.419
(10.00/10.64)
0.016/0.050
(0.406/1.270)
0.016/0.050
(0.406/1.270)
0/8
(0/8)
0/8
(0/8)
17
PACKAGE: PLASTIC
SMALL OUTLINE (SOIC)
(NARROW)
h x 45
D
A
A1
DIMENSIONS (Inches)
Minimum/Maximum
(mm)
Date: 02/24/05
16PIN
0.053/0.069
(1.346/1.748)
A1
0.004/0.010
(0.102/0.249)
0.013/0.020
(0.330/0.508)
0.386/0.394
(9.802/10.000)
0.150/0.157
(3.802/3.988)
0.050 BSC
(1.270 BSC)
0.228/0.244
(5.801/6.198)
0.010/0.020
(0.254/0.498)
0.016/0.050
(0.406/1.270)
0/8
(0/8)
18
PACKAGE: PLASTIC THIN

SMALL OUTLINE
(TSSOP)
DIMENSIONS
in inches (mm) Minimum/Maximum
Symbol
D
e
16 Lead
20 Lead
0.193/0.201 0.252/0.260
(4.90/5.10) (6.40/6.60)
0.026 BSC
(0.65 BSC)
0.026 BSC
(0.65 BSC)
0.126 BSC (3.2 BSC)

0.252 BSC (6.4 BSC)
1.0 OIA
0.169 (4.30)
0.177 (4.50)
0.039 (1.0)
0-8 12REF
e/2
0.039 (1.0)
0.043 (1.10) Max
D
0.033 (0.85)
0.037 (0.95)
0.007 (0.19)
0.012 (0.30)
0.002 (0.05)
0.006 (0.15)
(2)
0.008 (0.20)
0.004 (0.09) Min
0.004 (0.09) Min

Gage
Plane
(3)
0.010 (0.25)
0.020 (0.50)
0.026 (0.75)
(1)
1.0 REF
Date: 02/24/05
19
ORDERING INFORMATION
Model
Temperature Range
Package Type
SP3222ECA ............................................. 0C to +70C .......................................... 20-Pin SSOP
SP3222ECA/TR ....................................... 0C to +70C .......................................... 20-Pin SSOP
SP3222ECP ............................................. 0C to +70C ............................................ 18-Pin PDIP
SP3222ECT ............................................. 0C to +70C ........................................ 18-Pin WSOIC
SP3222ECT/TR ....................................... 0C to +70C ........................................ 18-Pin WSOIC
SP3222ECY ............................................. 0C to +70C ........................................ 20-Pin TSSOP
SP3222ECY/TR ....................................... 0C to +70C ........................................ 20-Pin TSSOP
SP3222EEA ............................................ -40C to +85C ........................................ 20-Pin SSOP
SP3222EEA/TR ...................................... -40C to +85C ........................................ 20-Pin SSOP
SP3222EEP ............................................ -40C to +85C .......................................... 18-Pin PDIP
SP3222EET ............................................ -40C to +85C ...................................... 18-Pin WSOIC
SP3222EET/TR ...................................... -40C to +85C ...................................... 18-Pin WSOIC
SP3222EEY ............................................ -40C to +85C ...................................... 20-Pin TSSOP
SP3222EEY/TR ...................................... -40C to +85C ...................................... 20-Pin TSSOP
SP3232ECA ............................................. 0C to +70C .......................................... 16-Pin SSOP
SP3232ECA/TR ....................................... 0C to +70C .......................................... 16-Pin SSOP
SP3232ECP ............................................. 0C to +70C ............................................ 16-Pin PDIP
SP3232ECT ............................................. 0C to +70C ........................................ 16-Pin WSOIC
SP3232ECT/TR ....................................... 0C to +70C ........................................ 16-Pin WSOIC
SP3232ECN ............................................. 0C to +70C ......................................... 16-Pin nSOIC
SP3232ECN/TR ....................................... 0C to +70C ......................................... 16-Pin nSOIC
SP3232ECY ............................................. 0C to +70C ........................................ 16-Pin TSSOP
SP3232ECY/TR ....................................... 0C to +70C ........................................ 16-Pin TSSOP
SP3232EEA ............................................ -40C to +85C ........................................ 16-Pin SSOP
SP3232EEA/TR ...................................... -40C to +85C ........................................ 16-Pin SSOP
SP3232EEP ............................................ -40C to +85C .......................................... 16-Pin PDIP
SP3232EET ............................................ -40C to +85C ...................................... 16-Pin WSOIC
SP3232EET/TR ...................................... -40C to +85C ...................................... 16-Pin WSOIC
SP3232EEN ............................................ -40C to +85C ....................................... 16-Pin nSOIC
SP3232EEN/TR ...................................... -40C to +85C ....................................... 16-Pin nSOIC
SP3232EEY ............................................ -40C to +85C ...................................... 16-Pin TSSOP
SP3232EEY/TR ...................................... -40C to +85C ...................................... 16-Pin TSSOP
Available in lead free packaging. To order add -L suffix to part number.
Example: SP3232EEN/TR = standard; SP3232EEN-L/TR = lead free
/TR = Tape and Reel
Pack quantity is 1,500 for SSOP, TSSOP or WSOIC and 2,500 for NSOIC.
CLICK HERE TO ORDER SAMPLES
Corporation
ANALOG EXCELLENCE
Sipex Corporation
Headquarters and
Sales Office
233 South Hillview Drive
Milpitas, CA 95035
TEL: (408) 934-7500
FAX: (408) 935-7600
Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the
application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.
Date: 02/24/05
20

SP3222E/3232E: Features

Uploaded by

Copyright:

Available Formats

SP3222E/3232E: Features

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

SP3222E/3232E: Features

Uploaded by

Copyright:

Available Formats

SP3222E/3232E

True +3.0V to +5.5V RS-232 Transceivers

Now Available in Lead Free Packaging

SP3222E, SP3232E True +3.0 to +5.0V RS-232 Transceivers

Copyright 2005 Sipex Corporation

ABSOLUTE MAXIMUM RATINGS

Storage Temperature .............................. -65C to +150C

ICC (DC VCC or GND current).................................100mA

no load, TAMB = +25oC, VCC = 3.3V

Shutdown Supply Current

SHDN = GND, TAMB = +25oC, VCC = +3.3V

TxIN, EN, SHDN, Note 2

VCC = 3.3V, Note 2

LOGIC INPUTS AND RECEIVER OUTPUTS

Input Leakage Current

Output Leakage Current

Output Voltage LOW

Output Voltage Swing

3k load to ground at all driver outputs,

VCC = V+ = V- = 0V, TOUT = +2V

Output Short-Circuit Current

VOUT = +12V,VCC= 0V to 5.5V,drivers disabled

SP3222E, SP3232E True +3.0 to +5.0V RS-232 Transceivers

Copyright 2005 Sipex Corporation

Input Threshold LOW

Input Threshold HIGH

Driver Propagation Delay

tPHL, RL = 3K, CL = 1000pF

Receiver Propagation Delay

tPHL, RxIN to RxOUT, CL=150pF

Receiver Output Enable Time

Receiver Output Disable Time

| tPHL - tPLH |, TAMB = 25oC

Transition-Region Slew Rate

RL=3k, CL=1000pF, one driver switching

VCC = 3.3V, RL = 3K, TAMB = 25oC,

NOTE 2: Driver input hysteresis is typically 250mV.

SP3222E, SP3232E True +3.0 to +5.0V RS-232 Transceivers

Copyright 2005 Sipex Corporation

TYPICAL PERFORMANCE CHARACTERISTICS

Slew Rate [V/s]

Transmitter Output Voltage [V]

Load Capacitance [pF]

Figure 1. Transmitter Output Voltage VS. Load

Figure 2. Slew Rate VS. Load Capacitance for the

Supply Current [mA]

Load Capacitance [pF]

Figure 3. Supply Current VS. Load Capacitance when

SP3222E, SP3232E True +3.0 to +5.0V RS-232 Transceivers

Copyright 2005 Sipex Corporation

Receiver Enable. Apply logic LOW for normal operation.

Positive terminal of the voltage doubler charge-pump capacitor.

+5.5V generated by the charge pump.

Negative terminal of the voltage doubler charge-pump capacitor.

Positive terminal of the inverting charge-pump capacitor.

Negative terminal of the inverting charge-pump capacitor.

-5.5V generated by the charge pump.

RS-232 driver output.

RS-232 driver output.