Scribd Logo
Upload

Welcome to Scribd!

  • 131 views

    Cs 201 PDF

    Uploaded by

    Katrina Watson
    This document contains a practice exam for the subject of Computer Architecture. It has three sections: Section A contains 10 multiple choice questions covering topics like logic functions, real-time computers, memory hierarchy, and binary arithmetic. Section B has 4 short answer questions asking about MIMD machines, CISC architecture, memory mapping, and the impact of DMA transfers on CPU performance. Section C includes 2 long answer questions about performance evaluation benchmarks and register requirements for different instruction types in an ISA.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    Cs 201 PDF

    Uploaded by

    Katrina Watson
    131 views2 pages
    This document contains a practice exam for the subject of Computer Architecture. It has three sections: Section A contains 10 multiple choice questions covering topics like logic functions, real-time computers, memory hierarchy, and binary arithmetic. Section B has 4 short answer questions asking about MIMD machines, CISC architecture, memory mapping, and the impact of DMA transfers on CPU performance. Section C includes 2 long answer questions about performance evaluation benchmarks and register requirements for different instruction types in an ISA.

    Original Title

    cs-201.pdf

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    This document contains a practice exam for the subject of Computer Architecture. It has three sections: Section A contains 10 multiple choice questions covering topics like logic functions, real-time computers, memory hierarchy, and binary arithmetic. Section B has 4 short answer questions asking about MIMD machines, CISC architecture, memory mapping, and the impact of DMA transfers on CPU performance. Section C includes 2 long answer questions about performance evaluation benchmarks and register requirements for different instruction types in an ISA.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    131 views2 pages

    Cs 201 PDF

    Uploaded by

    Katrina Watson
    This document contains a practice exam for the subject of Computer Architecture. It has three sections: Section A contains 10 multiple choice questions covering topics like logic functions, real-time computers, memory hierarchy, and binary arithmetic. Section B has 4 short answer questions asking about MIMD machines, CISC architecture, memory mapping, and the impact of DMA transfers on CPU performance. Section C includes 2 long answer questions about performance evaluation benchmarks and register requirements for different instruction types in an ISA.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    of 2

    p**,'\

    Roll No.......................
    Total No. of Questions : 091

    [Total No. of Pages : 02

    B.Tech. {Sern. - 3'd)

    COMPUTER ARCfIITECTURE
    SUB.IITCT CODE : CS - 2O1 '
    Paper ID : [AO451]
    lNote : Please

    fime

    : 03

    lill

    subject code and paper ID on OMR]

    Hours

    Maximum Marks : 60

    Instruction to Candidates:
    l) Section - A is Compulsory.
    2) Attempt any Four questions from Section - B.

    3)

    Attempt gny T\vo questions from Section - C.


    Section - A

    QI)
    a)

    (10x2 =20)
    Conveft the following logic function into mintem

    ABC,DE,

    b)
    c)
    d)
    e)

    AB, C,DE, + ABCDE, + AB,CD, E,

    Define the tems real time computer* progess control computer


    Give the layered view of a computer system.
    What is the role of Shift Registers in digital computers?
    Perform the subtraction with the following unsigned binary number by
    taking the 2's compliment of the subkahend
    1010100

    1)
    g)
    h)
    i)
    j)

    - 1010100

    Explain the meaning of the memory - ret'erence instruction STA.


    What is the difference between miclo program and micro code?
    What do you mean by software interrupt?

    How Cache Memory is useful in memory hierarchy?


    What do you mean by Intemrpt - initiated I/O concept?

    Section - B

    (4x5=20)
    Q2). Explain in brief about MIMD machines.

    Q3) Give
    J-110

    an overview of CISC Architecture.

    t81291

    P,r.o.

    Ql) A computer

    en.rploys

    RAM chips of 256 x 8 and ROM chips of 1024 x 8. The

    computer systelnneeds 2K bytes of R A,M,4K bytes of ROM, and four interface


    units, each with four registers. A memory - mapped I/O configuration is used.
    The two highest-order bits of rhe addrEss bus are assigned 00 for RAM, 0l
    for ROM, and. 10 for intedace registers. Give the address rlange ir hexadecimal
    tbr RAM, ROM. and interface.

    C5) A DMA controller transfers 16 - bit words ro memory using cycle stealing.
    The words are assembled from a det ice that transmits characters at a rate of
    2400 characters per second. The CPU is fetching and executing instxctions
    at an average rate of 1 million instructions per second. By how much will the
    CPU be slowed down because of the DMA transfer?
    Q6) Discuss the hard.**.

    t*r*r""J,;:;

    of division for signed-masritude data.

    (2x10=20)
    Q7) Explun in detail the main features of at least two perfonnance eyaluation
    benchmarks.

    (a) Explain why poor load balancing leads to less-than-linear speedup?


    (b) A given processor has 32 registers, ir'ses 16-bit immediates, and has 1,12

    Q8)

    instructions in its ISA. In a given program, 20% of the instluctions take


    one input register and have one outpur register. 30% have two input
    registers and one output registel 257o have one output and one input
    register and take all immediate input as rvell, and the remaining 257r
    have one immediate input register,rnh o,.,a ortput r"gister. For each of'
    the fbur types of instructions, how maly bits are required? Assume that
    the ISA requires th.rt all instrLrctiors be a l-lrltiple of 8 bits in ]ength.

    Q9)

    (a) How does pipelining improve perfonnance'l


    (b) What is the lesult of the following operatiors wlten executed on a S,bit
    processor that uses a 2's complement representation for negative integers?

    LSH 14, 3
    ASH 17..5

    LSH

    23.

    -2
    ASH -23. -2
    \

    {<>'=+.!
    .I-410

    You might also like