Scribd Logo
Upload

Welcome to Scribd!

  • 73 views

    Interrupts in Lf207: BY D.Manikandan M.E (PED)

    Uploaded by

    Moorthy Manikandan
    The document discusses interrupts on the LF2407 microcontroller. There are two levels of interrupt hierarchy, with an interrupt flag bit and enable bit in each peripheral register. When an interrupt event occurs, the flag bit is set. If the enable bit is also set, an interrupt signal is generated and passed to the next hierarchical level to trigger an interrupt service routine, causing the CPU to pause its current task and execute interrupt handling code before returning.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PPTX, PDF, TXT or read online from Scribd

    Interrupts in Lf207: BY D.Manikandan M.E (PED)

    Uploaded by

    Moorthy Manikandan
    73 views5 pages
    The document discusses interrupts on the LF2407 microcontroller. There are two levels of interrupt hierarchy, with an interrupt flag bit and enable bit in each peripheral register. When an interrupt event occurs, the flag bit is set. If the enable bit is also set, an interrupt signal is generated and passed to the next hierarchical level to trigger an interrupt service routine, causing the CPU to pause its current task and execute interrupt handling code before returning.

    Original Description:

    .bnkhjghjgj

    Original Title

    Interrupts in Lf207

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    PPTX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    The document discusses interrupts on the LF2407 microcontroller. There are two levels of interrupt hierarchy, with an interrupt flag bit and enable bit in each peripheral register. When an interrupt event occurs, the flag bit is set. If the enable bit is also set, an interrupt signal is generated and passed to the next hierarchical level to trigger an interrupt service routine, causing the CPU to pause its current task and execute interrupt handling code before returning.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PPTX, PDF, TXT or read online from Scribd
    Download as pptx, pdf, or txt
    73 views5 pages

    Interrupts in Lf207: BY D.Manikandan M.E (PED)

    Uploaded by

    Moorthy Manikandan
    The document discusses interrupts on the LF2407 microcontroller. There are two levels of interrupt hierarchy, with an interrupt flag bit and enable bit in each peripheral register. When an interrupt event occurs, the flag bit is set. If the enable bit is also set, an interrupt signal is generated and passed to the next hierarchical level to trigger an interrupt service routine, causing the CPU to pause its current task and execute interrupt handling code before returning.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PPTX, PDF, TXT or read online from Scribd
    Download as pptx, pdf, or txt
    of 5

    INTERRUPTS IN LF207

    BY D.MANIKANDAN M.E (PED)

    The interrupts on the LF2407 allow the device hardware to trigger the CPU of the LF2407 (CPU=C2xx DSP core) to break from the current task, branch to a new section of code and start a new task, then return back to the initial task. The new task referred to in the previous sentence is known as the Interrupt Service Routine(ISR). The ISR is simply a separate user-written subroutine, which the core will branch to every time a certain interrupt occurs

    Interrupt Hierarchy
    Interrupt Request Sequence Reset and Non-Maskable Interrupts

    Interrupt Request Sequence


    There are two levels of interrupt hierarchy in the LF2407 as seen in Figure below. There is an interrupt flag bit and an interrupt enable bit located in each peripheral configuration register for each event that can generate an interrupt. The peripheral interrupt flag bit is the first bit to be set when an interrupt generating event occurs. The interrupt enable bit acts as a gate. If the interrupt enable bit is not set, then the setting of the peripheral flag bit will not be able to generate an interrupt signal. If the enable bit is set, then the peripheral flag bit will generate an interrupt signal. That interrupt signal will then leave the peripheral level and go to the next hierarchal level.

    You might also like