Asychronous designs have been touted as having po- tential advantages in average performance, power con- sumption, modularity, and tolerance of metastability as compared to traditional synchronous logic. While delay- insensitive (DI) asynchronous circuits are theoretically the most desirable type of asynchronous logic because they make the weakest timing assumptions, the complexity of im- plementing DI circuits in CMOS or similar
Priyadarsan Patra hasn't uploaded this paper.
Let Priyadarsan know you want this paper to be uploaded.
