MT7610EN Ralink
MT7610EN Ralink
MT7610EN Ralink
NL
EO
US L
.tw IA
om NT
x.c E
ne FID
MT7610EN
syn ON
DATASHEET
@ C
NL
Document Revision History
EO
US L
Revision Date Author Description
.tw IA
0.01 2012/07/30 Ben Lin Preliminary release
0.10 2012/10/23 Ben Lin 1. Correct LDO_V15A definition
2. Change the package outline: Thickness=0.8mm
om NT
3. Correct typos
0.11 2013/01/03 Jamie Huang Change word format
0.12 2013/01/16 Jamie Huang Change part number to MT7610EN
0.13 2013/02/06 Jamie Huang Update thermal characteristics.
x.c E
0.14 2013/02/20 Jamie Huang Update power-on-reset timing diagram.
ne FID
syn ON
@ C
ien K
ch TE
am IA
ad ED
R M
FO
MT7610EN_Datasheet_v0_14.docx Page 2 of 12
NL
Table of Contents
EO
US L
Document Revision History .................................................................................................................. 2
.tw IA
Table of Contents ................................................................................................................................... 3
om NT
1 System Overview .......................................................................................................................... 4
x.c E
1.3 Applications .......................................................................................................................... 5
1.4 ne FID
Block Diagram .................................................................................................................... 5
MT7610EN_Datasheet_v0_14.docx Page 3 of 12
NL
1 System Overview
EO
US L
1.1 General Descriptions
.tw IA
The MT7610EN is a highly integrated Wi-Fi single chip which supports 433Mbps PHY rate. It is
compliant with IEEE 802.11ac draft specification, offering feature-rich wireless connectivity and
om NT
reliable throughput from an extended distance.
Optimized RF architecture and baseband algorithms provide superb performance and low power
consumption. MT7610EN integrates PA/LNA such that the number of the external components is
reduced to minimum. Intelligent MAC design deploys a high efficient DMA engine and hardware data
x.c E
processing accelerators which offloads the host processor.
The MT7610EN is designed to support standard based features in the areas of security, quality of
ne FID
service and international regulations, giving end users the greatest performance any time and in any
circumstance.
1.2 Features
syn ON
MT7610EN_Datasheet_v0_14.docx Page 4 of 12
NL
9 programmable general purpose Input / Output
2 configurable LED pins
EO
US L
1.3 Applications
.tw IA
AP router
xDSL modem
om NT
1.4 Block Diagram
x.c E
ne FID PMU
32-bit RISC
CPU
System
control
GPIO/LED
RF_5G_IN
5GHz RF MAC /
RF_5G_OUT
Packet
11ac
syn ON
buffer /
Baseband
security PCIe
RF_2G_IN1
2.4GHz RF engine controller / PCIe host
RF_2G_OUT
PHY
@ C
MT7610EN_Datasheet_v0_14.docx Page 5 of 12
NL
2 Product Descriptions
EO
US L
2.1 Pin Layout
.tw IA
V33A_2G5G_PA1
VX_5G_LDO_1
VX_2G_LDO_1
V33A_5G_PA2
V33A_2G_PA2
om NT
RF_5G_OUT
RF_2G_OUT
ANT_SEL_N
ANT_SEL_P
RF_2G_IN1
RF_2G_IN0
RF_5G_IN
B_GPIO0
NC
NC
NC
NC
x.c E
68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52
EXTR 1 51 DVDD12
V33A_BG
VX_LDO_2
ne FID
PLL_VC
2
3
4
50
49
48
EE_MISO
EE_MOSI
EE_CLK
V12_XTAL 5 47 EE_CSN
XTAL_XI 6 46 DVDD33
syn ON
XTAL_XO 7 45 B_GPIO2
XTAL_CLK_OUT 8 f 44 B_GPIO1
VX_LDO_ADDA 9 MT7610EN 43 LED_B
AVDD33 10 42 LED_A
@ C
AVDD12 11 41 LDO_RST_N
A_GPIO3 12 40 PHASE
ien K
A_GPIO2 13 39 DCDC_V33D
A_GPIO1 14 38 COMP
ch TE
A_GPIO0 15 37 FB
DVDD33 16 36 DCDC_V33A
WAKE_N 17 35 LDO_V15A
18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34
am IA
NC
NC
NC
NC
PCIE_REXT
DVDD12
CLKREQ_N
PCIE_TXP
PERST_N
PCIE_TXN
AVDD33_PCIE
AVDD12_PCIE
PCIE_RFCKP
PCIE_RXP
VOUT_1P2
PCIE_RFCKN
PCIE_RXN
ad ED
M
Default
QFN68 Pin Name Pin description I/O Supply domain
PU/PD
R
FO
MT7610EN_Datasheet_v0_14.docx Page 6 of 12
NL
Reset and clocks
EO
41 LDO_RST_N External system reset active low N/A Input DVDD33
US L
5 V12_XTAL XTAL 1.2v bypass N/A Analog
.tw IA
7 XTAL_XO Crystal output N/A Input
PCIe interface
om NT
Request system to wake from the sleep/suspend
17 WAKE_N PU Output DVDD33
state
18 CLKREQ_N Reference clock request signal PU Output DVDD33
x.c E
21 PCIE_RFCKP PCIe differential reference clock N/A Input AVDD33_PCIE
23
24
ne FID
PCIE_TXN
PCIE_TXP
PCIe differential transmit pair
N/A
Output
Output
AVDD33_PCIE
AVDD33_PCIE
EEPROM/flash interface
Programmable I/O
ch TE
LED
M
Antenna select
MT7610EN_Datasheet_v0_14.docx Page 7 of 12
NL
1 EXTR RF BG reference N/A Analog
EO
67 RF_5G_IN RF a-band input port N/A Input
US L
66 RF_5G_OUT RF a-band output port N/A Output
.tw IA
61 RF_2G_IN1 RF g-band input port 1 N/A Input
om NT
8 XTAL_CLK_OUT XTAL buffered clock output N/A Output
PMU/SMPS
x.c E
35 LDO_V15A Digital LDO 1.5V input N/A Input
39
37 FB
ne FID
DCDC_V33D SMPS 3.3V power supply
SMPS control
N/A
N/A
Input
Analog
Miscellaneous
NC Reserved N/A
55, 56,
57, 58
Power supplies
ien K
MT7610EN_Datasheet_v0_14.docx Page 8 of 12
NL
2.3 Strapping option
EO
US L
QFN68 Pin Name Pin description Default PU/PD
49 EE_MOSI CHIP_MODE[2]: Pull down PD
.tw IA
XTAL_20_SEL
48 EE_CLK XTAL is 20MHz: Pull up PD
XTAL is 40MHz: Pull down
47 EE_CSN EXT_EE_SEL: Pull down PD
om NT
53 ANT_SEL_P CHIP_MODE[1]: Pull down PD
52 ANT_SEL_N CHIP_MODE[0]: Pull up PU
x.c E
2.4 Package information
ne FID
syn ON
@ C
ien K
ch TE
am IA
ad ED
M
MT7610EN_Datasheet_v0_14.docx Page 9 of 12
NL
EO
2.5 Ordering Information
US L
Part number Package Operational temperature range
.tw IA
MT7610EN/A-L 8x8x0.8 mm 68-QFN -10~70°C
om NT
2.6 TOP Marking Information
x.c E
ne FID
MEDIATEK MT7610EN : Part number
MT7610EN DDDD : Date code
DDDD-#### #### : Internal control code
syn ON
MT7610EN_Datasheet_v0_14.docx Page 10 of 12
NL
3 Electrical characteristics
EO
US L
3.1 Absolute maximum rating
.tw IA
Symbol Parameters Maximum rating Unit
VDD33 3.3V Supply Voltage -0.3 to 3.6 V
om NT
VDD12 1.2V Supply Voltage -0.3 to 1.5 V
VDD15 1.5V Supply Voltage -0.3 to 1.8 V
TSTG Storage Temperature -40 to +125 °C
VESD ESD protection (HBM) 2000 V
x.c E
Table 4 Absolute maximum ratings
3.2 ne FID
Symbol
Recommended operating range
Rating MIN TYP MAX Unit
VDD33 3.3V Supply Voltage 2.97 3.3 3.63 V
VDD12 1.2V Supply Voltage 1.14 1.2 1.26 V
syn ON
3.3 DC characteristics
Symbol Parameter Conditions MIN MAX Unit
ien K
Table 6 DC description
Performance
Symbol Description
TYP Unit
TJ Maximum Junction Temperature (Plastic Package) 125 °C
[1]
ΘJA Junction to ambient temperature thermal resistance 35.29 °C/W
ΘJC Junction to case temperature thermal resistance 7.76 °C/W
[2]
ΨJt Junction to the package thermal resistance 5.48 °C/W
R
Note:
FO
MT7610EN_Datasheet_v0_14.docx Page 11 of 12
NL
[1] Half mini-card, 4-layer PCB
[2] 8mm x 8mm QFN68L package
EO
Table 7 Thermal information
US L
3.5 Power-on-reset timing
.tw IA
3.3V
2.7V
om NT
3.3V Power
0.8ms 1.0ms
1.5V
LDO_V15A
x.c E
1.2V
VOUT_1P2
ne FID
LDO_RST_N
>20ms
syn ON
ESD CAUTION
ad ED
MT7610E is ESD (electrostatic discharge) sensitive device and may be damaged with ESD or spike
voltage. Although MT7610E is with built-in ESD protection circuitry, please handle with care to avoid
the permanent malfunction or the performance degradation.
R M
FO
MT7610EN_Datasheet_v0_14.docx Page 12 of 12