Philips P89C51RD2 6

INTEGRATED CIRCUITS
P89C51RB2/P89C51RC2/P89C51RD2
80C51 8-bit Flash microcontroller family
16KB/32KB/64KB ISP/IAP Flash with 512B/512B/1KB RAM
Preliminary specification
Supersedes data of 2000 Jul 31 2000 Aug 21
IC28 Data Handbook

Philips Semiconductors Preliminary specification
80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

16KB/32KB/64KB ISP/IAP Flash with 512B/512B/1KB RAM P89C51RD2
DESCRIPTION FEATURES
The P89C51RB2/RC2/RD2 device contains a non-volatile • 80C51 Central Processing Unit
16kB/32kB/64kB Flash program memory that is both parallel
programmable and serial In-System and In-Application • On-chip Flash Program Memory with In-System Programming
Programmable. In-System Programming (ISP) allows the user to (ISP) and In-Application Programming (IAP) capability
download new code while the microcontroller sits in the application. • Boot ROM contains low level Flash programming routines for
In-Application Programming (IAP) means that the microcontroller
downloading via the UART
fetches new program code and reprograms itself while in the
system. This allows for remote programming over a modem link. • Can be programmed by the end-user application (IAP)
A default serial loader (boot loader) program in ROM allows serial • 6 clocks per machine cycle operation (standard)
In-System programming of the Flash memory via the UART without
the need for a loader in the Flash code. For In-Application • 12 clocks per machine cycle operation (optional)
Programming, the user program erases and reprograms the Flash
memory by use of standard routines contained in ROM.
• Speed up to 20 MHz with 6 clock cycles per machine cycle
(40 MHz equivalent performance); up to 33 MHz with 12 clocks
This device executes one machine cycle in 6 clock cycles, hence per machine cycle
providing twice the speed of a conventional 80C51. An OTP
configuration bit lets the user select conventional 12 clock timing
• Fully static operation
if desired. • RAM expandable externally to 64 kB
This device is a Single-Chip 8-Bit Microcontroller manufactured in • 4 level priority interrupt
advanced CMOS process and is a derivative of the 80C51
microcontroller family. The instruction set is 100% compatible with
• 7 interrupt sources
the 80C51 instruction set. • Four 8-bit I/O ports
The device also has four 8-bit I/O ports, three 16-bit timer/event • Full-duplex enhanced UART
counters, a multi-source, four-priority-level, nested interrupt structure, – Framing error detection
an enhanced UART and on-chip oscillator and timing circuits.
– Automatic address recognition
The added features of the P89C51RB2/RC2/RD2 makes it a
powerful microcontroller for applications that require pulse width
• Power control modes
modulation, high-speed I/O and up/down counting capabilities such – Clock can be stopped and resumed
as motor control. – Idle mode
– Power down mode
• Programmable clock out
• Second DPTR register
• Asynchronous port reset
• Low EMI (inhibit ALE)
• Programmable Counter Array (PCA)
– PWM
– Capture/compare
2000 Aug 21 2

ORDERING INFORMATION
PHILIPS
(EXCEPT NORTH PHILIPS NORTH MEMORY FREQUENCY (MHz)
AMERICA TEMPERATURE
AMERICA) VOLTAGE
FLASH RAM RANGE (°C) 6 CLOCK 12 CLOCK DWG #
PART ORDER PART ORDER RANGE
AND PACKAGE MODE MODE
NUMBER NUMBER
PART MARKING
1 P89C51RB2HBA P89C51RB2BA 16 kB 512 B 0 to +70, PLCC 4.5–5.5 V 0 to 20 MHz 0 to 33 MHz SOT187-2
2 P89C51RB2HBBD P89C51RB2BBD 16 kB 512 B 0 to +70, LQFP 4.5–5.5 V 0 to 20 MHz 0 to 33 MHz SOT389-1
3 P89C51RC2HBP P89C51RC2BP 32 kB 512 B 0 to +70, PDIP 4.5–5.5 V 0 to 20 MHz 0 to 33 MHz SOT129-1
4 P89C51RC2HBA P89C51RC2BA 32 kB 512 B 0 to +70, PLCC 4.5–5.5 V 0 to 20 MHz 0 to 33 MHz SOT187-2
5 P89C51RC2HFA P89C51RC2FA 32 kB 512 B –40 to +85, PLCC 4.5–5.5 V 0 to 20 MHz 0 to 33 MHz SOT187-2
6 P89C51RC2HBBD P89C51RC2BBD 32 kB 512 B 0 to +70, LQFP 4.5–5.5 V 0 to 20 MHz 0 to 33 MHz SOT389-1
7 P89C51RC2HFBD P89C51RC2FBD 32 kB 512 B –40 to +85, LQFP 4.5–5.5 V 0 to 20 MHz 0 to 33 MHz SOT389-1
8 P89C51RD2HBP P89C51RD2BP 64 kB 1 kB 0 to +70, PDIP 4.5–5.5 V 0 to 20 MHz 0 to 33 MHz SOT129-1
9 P89C51RD2HBA P89C51RD2BA 64 kB 1 kB 0 to +70, PLCC 4.5–5.5 V 0 to 20 MHz 0 to 33 MHz SOT187-2
10 P89C51RD2HBBD P89C51RD2BBD 64 kB 1 kB 0 to +70, LQFP 4.5–5.5 V 0 to 20 MHz 0 to 33 MHz SOT389-1
2000 Aug 21 3

BLOCK DIAGRAM
P0.0–P0.7 P2.0–P2.7
PORT 0 PORT 2
DRIVERS DRIVERS
VCC
VSS
RAM ADDR RAM PORT 0 PORT 2 FLASH
REGISTER LATCH LATCH
B STACK
REGISTER ACC
POINTER
PROGRAM
ADDRESS
TMP2 TMP1 REGISTER
BUFFER
ALU
SFRs
TIMERS PC
PSW INCRE-
P.C.A. MENTER
8 16
PROGRAM
COUNTER
INSTRUCTION
PSEN
REGISTER
ALE TIMING DPTR’S

AND MULTIPLE
EAVPP CONTROL
RST
PD PORT 1 PORT 3
LATCH LATCH
OSCILLATOR
PORT 1 PORT 3
DRIVERS DRIVERS
XTAL1 XTAL2
P1.0–P1.7 P3.0–P3.7
SU01065
2000 Aug 21 4

LOGIC SYMBOL Plastic Leaded Chip Carrier

6 1 40
VCC VSS
XTAL1 7 39
ADDRESS AND
PORT 0
DATA BUS LCC
XTAL2
17 29
T2
T2EX
PORT 1
RST 18 28
EA/VPP
PSEN Pin Function Pin Function Pin Function
1 NIC* 16 P3.4/T0 31 P2.7/A15
ALE/PROG
SECONDARY FUNCTIONS
2 P1.0/T2 17 P3.5/T1 32 PSEN

RxD 33 ALE/PROG
3 P1.1/T2EX 18 P3.6/WR
TxD 4 P1.2/ECI 19 P3.7/RD 34 NIC*
INT0
PORT 2
5 P1.3/CEX0 20 XTAL2 35 EA/VPP

PORT 3
INT1 6 P1.4/CEX1 21 XTAL1 36 P0.7/AD7

T0 ADDRESS BUS
7 P1.5/CEX2 22 VSS 37 P0.6/AD6
T1
8 P1.6/CEX3 23 NIC* 38 P0.5/AD5
WR
9 P1.7/CEX4 24 P2.0/A8 39 P0.4/AD4
RD
10 RST 25 P2.1/A9 40 P0.3/AD3
11 P3.0/RxD 26 P2.2/A10 41 P0.2/AD2
SU01302
12 NIC* 27 P2.3/A11 42 P0.1/AD1
13 P3.1/TxD 28 P2.4/A12 43 P0.0/AD0
14 P3.2/INT0 29 P2.5/A13 44 VCC
15 P3.3/INT1 30 P2.6/A14
PINNING * NO INTERNAL CONNECTION SU00023
Plastic Dual In-Line Package

Plastic Quad Flat Pack
T2/P1.0 1 40 VCC
44 34
T2EX/P1.1 2 39 P0.0/AD0
ECI/P1.2 3 38 P0.1/AD1
1 33
CEX0/P1.3 4 37 P0.2/AD2
CEX1/P1.4 5 36 P0.3/AD3
LQFP
CEX2/P1.5 6 35 P0.4/AD4
CEX3/P1.6 7 34 P0.5/AD5 11 23
CEX4/P1.7 8 33 P0.6/AD6
RST 9 32 P0.7/AD7 12 22
RxD/P3.0 10 DUAL 31 EA/VPP Pin Function Pin Function Pin Function

IN-LINE 1 P1.5/CEX2 16 VSS 31 P0.6/AD6
TxD/P3.1 11 PACKAGE 30 ALE/PROG 2 P1.6/CEX3 17 NIC* 32 P0.5/AD5
3 P1.7/CEX4 18 P2.0/A8 33 P0.4/AD4
INT0/P3.2 12 29 PSEN 4 RST 19 P2.1/A9 34 P0.3/AD3
5 P3.0/RxD 20 P2.2/A10 35 P0.2/AD2
INT1/P3.3 13 28 P2.7/A15
6 NIC* 21 P2.3/A11 36 P0.1/AD1
T0/P3.4 14 27 P2.6/A14 7 P3.1/TxD 22 P2.4/A12 37 P0.0/AD0
8 P3.2/INT0 23 P2.5/A13 38 VCC
T1/P3.5 15 26 P2.5/A13 9 P3.3/INT1 24 P2.6/A14 39 NIC*
10 P3.4/T0 25 P2.7/A15 40 P1.0/T2
WR/P3.6 16 25 P2.4/A12 11 P3.5/T1 26 PSEN 41 P1.1/T2EX
12 P3.6/WR 27 ALE/PROG 42 P1.2/ECI
RD/P3.7 17 24 P2.3/A11
13 P3.7/RD 28 NIC* 43 P1.3/CEX0
XTAL2 18 23 P2.2/A10 14 XTAL2 29 EA/VPP 44 P1.4/CEX1
15 XTAL1 30 P0.7/AD7
XTAL1 19 22 P2.1/A9
* NO INTERNAL CONNECTION SU01400
VSS 20 21 P2.0/A8
SU00021
2000 Aug 21 5

PIN DESCRIPTIONS
PIN NUMBER
MNEMONIC TYPE NAME AND FUNCTION
PDIP PLCC LQFP
VSS 20 22 16 I Ground: 0 V reference.
VCC 40 44 38 I Power Supply: This is the power supply voltage for normal, idle, and power-down
operation.
P0.0–0.7 39–32 43–36 37–30 I/O Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s
written to them float and can be used as high-impedance inputs. Port 0 is also the
multiplexed low-order address and data bus during accesses to external program
and data memory. In this application, it uses strong internal pull-ups when emitting 1s.
P1.0–P1.7 1–8 2–9 40–44, I/O Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups on all pins
1–3 except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them
are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1
pins that are externally pulled low will source current because of the internal
pull-ups. (See DC Electrical Characteristics: IIL).
Alternate functions for 89C51RB2/RC2/RD2 Port 1 include:
1 2 40 I/O T2 (P1.0): Timer/Counter 2 external count input/Clockout (see Programmable
Clock-Out)
2 3 41 I T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control
3 4 42 I ECI (P1.2): External Clock Input to the PCA
4 5 43 I/O CEX0 (P1.3): Capture/Compare External I/O for PCA module 0
P2.0–P2.7 21–28 24–31 18–25 I/O Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that
have 1s written to them are pulled high by the internal pull-ups and can be used as
inputs. As inputs, port 2 pins that are externally being pulled low will source current
because of the internal pull-ups. (See DC Electrical Characteristics: IIL). Port 2
emits the high-order address byte during fetches from external program memory
and during accesses to external data memory that use 16-bit addresses (MOVX
@DPTR). In this application, it uses strong internal pull-ups when emitting 1s.
During accesses to external data memory that use 8-bit addresses (MOV @Ri),
port 2 emits the contents of the P2 special function register.
P2.7 must be a “I” to program and erase the device.
P3.0–P3.7 10–17 11, 5, 7–13 I/O Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that
13–19 have 1s written to them are pulled high by the internal pull-ups and can be used as
inputs. As inputs, port 3 pins that are externally being pulled low will source current
because of the pull-ups. (See DC Electrical Characteristics: IIL). Port 3 also serves
the special features of the 89C51RB2/RC2/RD2, as listed below:
10 11 5 I RxD (P3.0): Serial input port
11 13 7 O TxD (P3.1): Serial output port
12 14 8 I INT0 (P3.2): External interrupt
13 15 9 I INT1 (P3.3): External interrupt
14 16 10 I T0 (P3.4): Timer 0 external input
15 17 11 I T1 (P3.5): Timer 1 external input
16 18 12 O WR (P3.6): External data memory write strobe
17 19 13 O RD (P3.7): External data memory read strobe
RST 9 10 4 I Reset: A high on this pin for two machine cycles while the oscillator is running,
resets the device. An internal resistor to VSS permits a power-on reset using only
an external capacitor to VCC.
ALE 30 33 27 O Address Latch Enable: Output pulse for latching the low byte of the address
during an access to external memory. In normal operation, ALE is emitted twice
every machine cycle, and can be used for external timing or clocking. Note that one
ALE pulse is skipped during each access to external data memory. ALE can be
disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a
MOVX instruction.
2000 Aug 21 6

PIN NUMBER
MNEMONIC TYPE NAME AND FUNCTION
PDIP PLCC LQFP
PSEN 29 32 26 O Program Store Enable: The read strobe to external program memory. When
executing code from the external program memory, PSEN is activated twice each
machine cycle, except that two PSEN activations are skipped during each access
to external data memory. PSEN is not activated during fetches from internal
program memory.
EA/VPP 31 35 29 I External Access Enable/Programming Supply Voltage: EA must be externally
held low to enable the device to fetch code from external program memory
locations. If EA is held high, the device executes from internal program memory.
The value on the EA pin is latched when RST is released and any subsequent
changes have no effect. This pin also receives the programming supply voltage
(VPP) during Flash programming.
XTAL1 19 21 15 I Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock
generator circuits.
XTAL2 18 20 14 O Crystal 2: Output from the inverting oscillator amplifier.
NOTE:
To avoid “latch-up” effect at power-on, the voltage on any pin (other than VPP) must not be higher than VCC + 0.5 V or less than VSS – 0.5 V.
2000 Aug 21 7

Table 1. Special Function Registers

DIRECT BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION RESET
SYMBOL DESCRIPTION ADDRESS MSB LSB VALUE
ACC* Accumulator E0H E7 E6 E5 E4 E3 E2 E1 E0 00H
AUXR# Auxiliary 8EH – – – – – – EXTRAM AO xxxxxx00B
AUXR1# Auxiliary 1 A2H – – ENBOOT – GF2 0 – DPS xxxxxxx0B
B* B register F0H F7 F6 F5 F4 F3 F2 F1 F0 00H
CCAP0H# Module 0 Capture High FAH xxxxxxxxB
CCAP1H# Module 1 Capture High FBH xxxxxxxxB
CCAP2H# Module 2 Capture High FCH xxxxxxxxB
CCAP3H# Module 3 Capture High FDH xxxxxxxxB
CCAP4H# Module 4 Capture High FEH xxxxxxxxB
CCAP0L# Module 0 Capture Low EAH xxxxxxxxB
CCAP1L# Module 1 Capture Low EBH xxxxxxxxB
CCAP2L# Module 2 Capture Low ECH xxxxxxxxB
CCAP3L# Module 3 Capture Low EDH xxxxxxxxB
CCAP4L# Module 4 Capture Low EEH xxxxxxxxB
CCAPM0# Module 0 Mode DAH – ECOM CAPP CAPN MAT TOG PWM ECCF x0000000B
CCAPM1# Module 1 Mode DBH – ECOM CAPP CAPN MAT TOG PWM ECCF x0000000B
CCAPM2# Module 2 Mode DCH – ECOM CAPP CAPN MAT TOG PWM ECCF x0000000B
CCAPM3# Module 3 Mode DDH – ECOM CAPP CAPN MAT TOG PWM ECCF x0000000B
CCAPM4# Module 4 Mode DEH – ECOM CAPP CAPN MAT TOG PWM ECCF x0000000B
DF DE DD DC DB DA D9 D8
CCON*# PCA Counter Control D8H CF CR – CCF4 CCF3 CCF2 CCF1 CCF0 00x00000B
CH# PCA Counter High F9H 00H
CL# PCA Counter Low E9H 00H
CMOD# PCA Counter Mode D9H CIDL WDTE – – – CPS1 CPS0 ECF 00xxx000B
DPTR: Data Pointer (2 bytes)

DPH Data Pointer High 83H 00H
DPL Data Pointer Low 82H 00H
AF AE AD AC AB AA A9 A8
IE* Interrupt Enable 0 A8H EA EC ET2 ES ET1 EX1 ET0 EX0 00H
BF BE BD BC BB BA B9 B8
IP* Interrupt Priority B8H – PPC PT2 PS PT1 PX1 PT0 PX0 x0000000B
B7 B6 B5 B4 B3 B2 B1 B0
IPH# Interrupt Priority High B7H – PPCH PT2H PSH PT1H PX1H PT0H PX0H x0000000B
87 86 85 84 83 82 81 80
P0* Port 0 80H AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 FFH
97 96 95 94 93 92 91 90
P1* Port 1 90H CEX4 CEX3 CEX2 CEX1 CEX0 ECI T2EX T2 FFH
A7 A6 A5 A4 A3 A2 A1 A0
P2* Port 2 A0H AD15 AD14 AD13 AD12 AD11 AD10 AD9 AD8 FFH
B7 B6 B5 B4 B3 B2 B1 B0
P3* Port 3 B0H RD WR T1 T0 INT1 INT0 TxD RxD FFH
PCON#1 Power Control 87H SMOD1 SMOD0 – POF GF1 GF0 PD IDL 00xxx000B
* SFRs are bit addressable.
# SFRs are modified from or added to the 80C51 SFRs.
– Reserved bits.
1. Reset value depends on reset source.
2000 Aug 21 8

Table 1. Special Function Registers (Continued)

DIRECT BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION RESET
SYMBOL DESCRIPTION
ADDRESS MSB LSB VALUE
D7 D6 D5 D4 D3 D2 D1 D0
PSW* Program Status Word D0H CY AC F0 RS1 RS0 OV F1 P 00000000B
RCAP2H# Timer 2 Capture High CBH 00H
RCAP2L# Timer 2 Capture Low CAH 00H
SADDR# Slave Address A9H 00H

SADEN# Slave Address Mask B9H 00H
SBUF Serial Data Buffer 99H xxxxxxxxB

9F 9E 9D 9C 9B 9A 99 98
SCON* Serial Control 98H SM0/FE SM1 SM2 REN TB8 RB8 TI RI 00H
SP Stack Pointer 81H 07H
8F 8E 8D 8C 8B 8A 89 88
TCON* Timer Control 88H TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0 00H
CF CE CD CC CB CA C9 C8
T2CON* Timer 2 Control C8H TF2 EXF2 RCLK TCLK EXEN2 TR2 C/T2 CP/RL2 00H
T2MOD# Timer 2 Mode Control C9H – – – – – – T2OE DCEN xxxxxx00B
TH0 Timer High 0 8CH 00H
TH1 Timer High 1 8DH 00H
TH2# Timer High 2 CDH 00H
TL0 Timer Low 0 8AH 00H
TL1 Timer Low 1 8BH 00H
TL2# Timer Low 2 CCH 00H
TMOD Timer Mode 89H GATE C/T M1 M0 GATE C/T M1 M0 00H
WDTRST Watchdog Timer Reset A6H
* SFRs are bit addressable.
# SFRs are modified from or added to the 80C51 SFRs.
– Reserved bits.
OSCILLATOR CHARACTERISTICS RESET

XTAL1 and XTAL2 are the input and output, respectively, of an A reset is accomplished by holding the RST pin high for at least two
inverting amplifier. The pins can be configured for use as an machine cycles (12 oscillator periods in 6 clock mode, or 24 oscillator
on-chip oscillator. periods in 12 clock mode), while the oscillator is running. To ensure a
To drive the device from an external clock source, XTAL1 should be good power-on reset, the RST pin must be high long enough to allow
driven while XTAL2 is left unconnected. Minimum and maximum the oscillator time to start up (normally a few milliseconds) plus two
high and low times specified in the data sheet must be observed. machine cycles. At power-on, the voltage on VCC and RST must
come up at the same time for a proper start-up. Ports 1, 2, and 3 will
This device is configured at the factory to operate using 6 clock
asynchronously be driven to their reset condition when a voltage
periods per machine cycle, referred to in this datasheet as “6 clock
above VIH1 (min.) is applied to RESET.
mode”. (This yields performance equivalent to twice that of standard
80C51 family devices). It may be optionally configured on The value on the EA pin is latched when RST is deasserted and has
commercially-available EPROM programming equipment to operate no further effect.
at 12 clocks per machine cycle, referred to in this datasheet as
“12 clock mode”. Once 12 clock mode has been configured, it
cannot be changed back to 6 clock mode.
2000 Aug 21 9

LOW POWER MODES

Stop Clock Mode Design Consideration
The static design enables the clock speed to be reduced down to • When the idle mode is terminated by a hardware reset, the device
0 MHz (stopped). When the oscillator is stopped, the RAM and normally resumes program execution, from where it left off, up to
Special Function Registers retain their values. This mode allows two machine cycles before the internal reset algorithm takes
step-by-step utilization and permits reduced system power control. On-chip hardware inhibits access to internal RAM in this
consumption by lowering the clock frequency down to any value. For event, but access to the port pins is not inhibited. To eliminate the
lowest power consumption the Power Down mode is suggested. possibility of an unexpected write when Idle is terminated by reset,
the instruction following the one that invokes Idle should not be
Idle Mode one that writes to a port pin or to external memory.
In the idle mode (see Table 2), the CPU puts itself to sleep while all
of the on-chip peripherals stay active. The instruction to invoke the ONCE Mode
idle mode is the last instruction executed in the normal operating The ONCE (“On-Circuit Emulation”) Mode facilitates testing and
mode before the idle mode is activated. The CPU contents, the debugging of systems without the device having to be removed from
on-chip RAM, and all of the special function registers remain intact the circuit. The ONCE Mode is invoked by:
during this mode. The idle mode can be terminated either by any 1. Pull ALE low while the device is in reset and PSEN is high;
enabled interrupt (at which time the process is picked up at the
2. Hold ALE low as RST is deactivated.
interrupt service routine and continued), or by a hardware reset
which starts the processor in the same manner as a power-on reset. While the device is in ONCE Mode, the Port 0 pins go into a float
state, and the other port pins and ALE and PSEN are weakly pulled
Power-Down Mode high. The oscillator circuit remains active. While the device is in this
To save even more power, a Power Down mode (see Table 2) can mode, an emulator or test CPU can be used to drive the circuit.
be invoked by software. In this mode, the oscillator is stopped and Normal operation is restored when a normal reset is applied.
the instruction that invoked Power Down is the last instruction
executed. The on-chip RAM and Special Function Registers retain Programmable Clock-Out
their values down to 2.0 V and care must be taken to return VCC to A 50% duty cycle clock can be programmed to come out on P1.0.
the minimum specified operating voltages before the Power Down This pin, besides being a regular I/O pin, has two alternate
Mode is terminated. functions. It can be programmed:
1. to input the external clock for Timer/Counter 2, or
Either a hardware reset or external interrupt can be used to exit from
2. to output a 50% duty cycle clock ranging from 122 Hz to 8 MHz at
Power Down. Reset redefines all the SFRs but does not change the
a 16 MHz operating frequency (61 Hz to 4 MHz in 12 clock mode).
on-chip RAM. An external interrupt allows both the SFRs and the
on-chip RAM to retain their values. To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in
T2CON) must be cleared and bit T20E in T2MOD must be set. Bit
To properly terminate Power Down, the reset or external interrupt
TR2 (T2CON.2) also must be set to start the timer.
should not be executed before VCC is restored to its normal
operating level and must be held active long enough for the The Clock-Out frequency depends on the oscillator frequency and
oscillator to restart and stabilize (normally less than 10 ms). the reload value of Timer 2 capture registers (RCAP2H, RCAP2L)
as shown in this equation:
With an external interrupt, INT0 and INT1 must be enabled and
configured as level-sensitive. Holding the pin low restarts the oscillator Oscillator Frequency
but bringing the pin back high completes the exit. Once the interrupt n (65536 * RCAP2H, RCAP2L)
is serviced, the next instruction to be executed after RETI will be the
n= 2 in 6 clock mode
one following the instruction that put the device into Power Down. 4 in 12 clock mode
POWER OFF FLAG Where (RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L
The Power Off Flag (POF) is set by on-chip circuitry when the VCC taken as a 16-bit unsigned integer.
level on the P89C51RB2/RC2/RD2 rises from 0 to 5 V. The POF bit
In the Clock-Out mode Timer 2 roll-overs will not generate an
can be set or cleared by software allowing a user to determine if the
interrupt. This is similar to when it is used as a baud-rate generator.
reset is the result of a power-on or a warm start after powerdown.
It is possible to use Timer 2 as a baud-rate generator and a clock
The VCC level must remain above 3 V for the POF to remain
generator simultaneously. Note, however, that the baud-rate and the
unaffected by the VCC level.
Clock-Out frequency will be the same.
Table 2. External Pin Status During Idle and Power-Down Mode

MODE PROGRAM MEMORY ALE PSEN PORT 0 PORT 1 PORT 2 PORT 3
Idle Internal 1 1 Data Data Data Data
Idle External 1 1 Float Data Address Data
Power-down Internal 0 0 Data Data Data Data
Power-down External 0 0 Float Data Data Data
2000 Aug 21 10

TIMER 2 OPERATION Counter Enable) which is located in the T2MOD register (see
Figure 3). When reset is applied the DCEN=0 which means Timer 2
Timer 2 will default to counting up. If DCEN bit is set, Timer 2 can count up
Timer 2 is a 16-bit Timer/Counter which can operate as either an or down depending on the value of the T2EX pin.
event timer or an event counter, as selected by C/T2* in the special
Figure 4 shows Timer 2 which will count up automatically since
function register T2CON (see Figure 1). Timer 2 has three operating
DCEN=0. In this mode there are two options selected by bit EXEN2
modes: Capture, Auto-reload (up or down counting), and Baud Rate
in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFFH
Generator, which are selected by bits in the T2CON as shown in
and sets the TF2 (Overflow Flag) bit upon overflow. This causes the
Table 3.
Timer 2 registers to be reloaded with the 16-bit value in RCAP2L
Capture Mode and RCAP2H. The values in RCAP2L and RCAP2H are preset by
In the capture mode there are two options which are selected by bit software means.
EXEN2 in T2CON. If EXEN2=0, then timer 2 is a 16-bit timer or If EXEN2=1, then a 16-bit reload can be triggered either by an
counter (as selected by C/T2* in T2CON) which, upon overflowing overflow or by a 1-to-0 transition at input T2EX. This transition also
sets bit TF2, the timer 2 overflow bit. This bit can be used to sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be
generate an interrupt (by enabling the Timer 2 interrupt bit in the
generated when either TF2 or EXF2 are 1.
IE register). If EXEN2= 1, Timer 2 operates as described above, but
with the added feature that a 1- to -0 transition at external input In Figure 5 DCEN=1 which enables Timer 2 to count up or down.
T2EX causes the current value in the Timer 2 registers, TL2 and This mode allows pin T2EX to control the direction of count. When a
TH2, to be captured into registers RCAP2L and RCAP2H, logic 1 is applied at pin T2EX Timer 2 will count up. Timer 2 will
respectively. In addition, the transition at T2EX causes bit EXF2 in overflow at 0FFFFH and set the TF2 flag, which can then generate
T2CON to be set, and EXF2 like TF2 can generate an interrupt an interrupt, if the interrupt is enabled. This timer overflow also
(which vectors to the same location as Timer 2 overflow interrupt. causes the 16-bit value in RCAP2L and RCAP2H to be reloaded
The Timer 2 interrupt service routine can interrogate TF2 and EXF2 into the timer registers TL2 and TH2.
to determine which event caused the interrupt). The capture mode is
illustrated in Figure 2 (There is no reload value for TL2 and TH2 in When a logic 0 is applied at pin T2EX this causes Timer 2 to count
this mode. Even when a capture event occurs from T2EX, the down. The timer will underflow when TL2 and TH2 become equal to
counter keeps on counting T2EX pin transitions or osc/6 pulses the value stored in RCAP2L and RCAP2H. Timer 2 underflow sets
(osc/12 in 12 clock mode).). the TF2 flag and causes 0FFFFH to be reloaded into the timer
registers TL2 and TH2.
Auto-Reload Mode (Up or Down Counter) The external flag EXF2 toggles when Timer 2 underflows or overflows.
In the 16-bit auto-reload mode, Timer 2 can be configured (as either
This EXF2 bit can be used as a 17th bit of resolution if needed. The
a timer or counter [C/T2* in T2CON]) then programmed to count up
EXF2 flag does not generate an interrupt in this mode of operation.
or down. The counting direction is determined by bit DCEN (Down
(MSB) (LSB)
TF2 EXF2 RCLK TCLK EXEN2 TR2 C/T2 CP/RL2
Symbol Position Name and Significance
TF2 T2CON.7 Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set
when either RCLK or TCLK = 1.
EXF2 T2CON.6 Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and
EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2
interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down
counter mode (DCEN = 1).
RCLK T2CON.5 Receive clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock
in modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.
TCLK T2CON.4 Transmit clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock
in modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.
EXEN2 T2CON.3 Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of a negative
transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to
ignore events at T2EX.
TR2 T2CON.2 Start/stop control for Timer 2. A logic 1 starts the timer.
C/T2 T2CON.1 Timer or counter select. (Timer 2)
0 = Internal timer (OSC/6 in 6 clock mode or OSC/12 in 12 clock mode)
1 = External event counter (falling edge triggered).
CP/RL2 T2CON.0 Capture/Reload flag. When set, captures will occur on negative transitions at T2EX if EXEN2 = 1. When
cleared, auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX when
EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is ignored and the timer is forced to auto-reload
on Timer 2 overflow.
SU01251
Figure 1. Timer/Counter 2 (T2CON) Control Register
2000 Aug 21 11

Table 3. Timer 2 Operating Modes

RCLK + TCLK CP/RL2 TR2 MODE
0 0 1 16-bit Auto-reload
0 1 1 16-bit Capture
1 X 1 Baud rate generator
X X 0 (off)
OSC ÷ n*
C/T2 = 0
TL2 TH2
TF2
(8-bits) (8-bits)
C/T2 = 1
T2 Pin Control
TR2 Capture
Transition Timer 2
Detector Interrupt
RCAP2L RCAP2H
T2EX Pin EXF2
Control
EXEN2 SU01252
* n = 6 in 6 clock mode, or 12 in 12 clock mode.
Figure 2. Timer 2 in Capture Mode
T2MOD Address = 0C9H Reset Value = XXXX XX00B
Not Bit Addressable
— — — — — — T2OE DCEN
Bit 7 6 5 4 3 2 1 0
Symbol Function
— Not implemented, reserved for future use.*

T2OE Timer 2 Output Enable bit.
DCEN Down Count Enable bit. When set, this allows Timer 2 to be configured as an up/down counter.
* User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features.
In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is
indeterminate.
SU00729
Figure 3. Timer 2 Mode (T2MOD) Control Register
2000 Aug 21 12

OSC ÷ n*
C/T2 = 0
TL2 TH2
(8-BITS) (8-BITS)
C/T2 = 1
T2 PIN CONTROL
TR2 RELOAD
TRANSITION
DETECTOR RCAP2L RCAP2H
TF2
TIMER 2
INTERRUPT
T2EX PIN EXF2
CONTROL
EXEN2 SU01253
* n = 6 in 6 clock mode, or 12 in 12 clock mode.
Figure 4. Timer 2 in Auto-Reload Mode (DCEN = 0)
(DOWN COUNTING RELOAD VALUE)
FFH FFH
TOGGLE
EXF2
OSC ÷ n* C/T2 = 0
OVERFLOW
TL2 TH2 TF2 INTERRUPT
T2 PIN C/T2 = 1
CONTROL
TR2 COUNT
DIRECTION
1 = UP
0 = DOWN
RCAP2L RCAP2H
(UP COUNTING RELOAD VALUE) T2EX PIN
* n = 6 in 6 clock mode, or 12 in 12 clock mode. SU01254
Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)
2000 Aug 21 13

Timer 1
Overflow
÷2
“0” “1”
OSC
C/T2 = 0 SMOD
TL2 TH2 “1” “0”
(8-bits) (8-bits) RCLK
C/T2 = 1
T2 Pin Control
÷ 16 RX Clock
“1” “0”
TR2 Reload
TCLK
Transition
Detector RCAP2L RCAP2H
÷ 16 TX Clock
T2EX Pin EXF2 Timer 2

Interrupt
Control
EXEN2
Note availability of additional external interrupt.

SU01213
Figure 6. Timer 2 in Baud Rate Generator Mode
Table 4. Timer 2 Generated Commonly Used The baud rates in modes 1 and 3 are determined by Timer 2’s
Baud Rates overflow rate given below:
Baud Rate Timer 2 Modes 1 and 3 Baud Rates + Timer 2 Overflow Rate
16
12 clock 6 clock Osc Freq The timer can be configured for either “timer” or “counter” operation.
RCAP2H RCAP2L
mode mode In many applications, it is configured for “timer” operation (C/T2*=0).
375 k 750 k 12 MHz FF FF Timer operation is different for Timer 2 when it is being used as a
9.6 k 19.2 k 12 MHz FF D9 baud rate generator.
2.8 k 5.6 k 12 MHz FF B2 Usually, as a timer it would increment every machine cycle (i.e.,
1/ the oscillator frequency in 6 clock mode, 1/12 the oscillator
2.4 k 4.8 k 12 MHz FF 64 6
1.2 k 2.4 k 12 MHz FE C8 frequency in 12 clock mode). As a baud rate generator, it increments
300 600 12 MHz FB 1E at the oscillator frequency in 6 clock mode (OSC/2 in 12 clock mode).
110 220 12 MHz F2 AF Thus the baud rate formula is as follows:
300 600 6 MHz FD 8F Modes 1 and 3 Baud Rates =
110 220 6 MHz F9 57 Oscillator Frequency
[ n * [65536 * (RCAP2H, RCAP2L)]]
Baud Rate Generator Mode *n= 16 in 6 clock mode
32 in 12 clock mode
Bits TCLK and/or RCLK in T2CON (Table 4) allow the serial port
transmit and receive baud rates to be derived from either Timer 1 or Where: (RCAP2H, RCAP2L)= The content of RCAP2H and
Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit RCAP2L taken as a 16-bit unsigned integer.
baud rate generator. When TCLK= 1, Timer 2 is used as the serial The Timer 2 as a baud rate generator mode shown in Figure 6, is
port transmit baud rate generator. RCLK has the same effect for the valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a
serial port receive baud rate. With these two bits, the serial port can rollover in TH2 does not set TF2, and will not generate an interrupt.
have different receive and transmit baud rates – one generated by Thus, the Timer 2 interrupt does not have to be disabled when
Timer 1, the other by Timer 2. Timer 2 is in the baud rate generator mode. Also if the EXEN2
Figure 6 shows the Timer 2 in baud rate generation mode. The baud (T2 external enable flag) is set, a 1-to-0 transition in T2EX
(Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but
rate generation mode is like the auto-reload mode,in that a rollover in
will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2).
TH2 causes the Timer 2 registers to be reloaded with the 16-bit value
Therefore when Timer 2 is in use as a baud rate generator, T2EX
in registers RCAP2H and RCAP2L, which are preset by software.
can be used as an additional external interrupt, if needed.
2000 Aug 21 14

When Timer 2 is in the baud rate generator mode, one should not try If Timer 2 is being clocked internally, the baud rate is:
to read or write TH2 and TL2. As a baud rate generator, Timer 2 is
f OSC
incremented every state time (osc/2) or asynchronously from pin T2; Baud Rate +
under these conditions, a read or write of TH2 or TL2 may not be [ n* [65536 * (RCAP2H, RCAP2L)]]
accurate. The RCAP2 registers may be read, but should not be *n= 16 in 6 clock mode
written to, because a write might overlap a reload and cause write 32 in 12 clock mode
and/or reload errors. The timer should be turned off (clear TR2) Where fOSC= Oscillator Frequency
before accessing the Timer 2 or RCAP2 registers.
To obtain the reload value for RCAP2H and RCAP2L, the above
Table 4 shows commonly used baud rates and how they can be equation can be rewritten as:
obtained from Timer 2.
Summary of Baud Rate Equations RCAP2H, RCAP2L + 65536 * ǒ n*

f OSC
Baud Rate
Ǔ
Timer 2 is in baud rate generating mode. If Timer 2 is being clocked
through pin T2(P1.0) the baud rate is: Timer/Counter 2 Set-up
Baud Rate + Timer 2 Overflow Rate Except for the baud rate generator mode, the values given for T2CON
16 do not include the setting of the TR2 bit. Therefore, bit TR2 must be
set, separately, to turn the timer on. see Table 5 for set-up of Timer 2
as a timer. Also see Table 6 for set-up of Timer 2 as a counter.
Table 5. Timer 2 as a Timer

T2CON
MODE INTERNAL CONTROL EXTERNAL CONTROL
(Note 1) (Note 2)
16-bit Auto-Reload 00H 08H
16-bit Capture 01H 09H
Baud rate generator receive and transmit same baud rate 34H 36H
Receive only 24H 26H
Transmit only 14H 16H
Table 6. Timer 2 as a Counter

TMOD
MODE INTERNAL CONTROL EXTERNAL CONTROL
(Note 1) (Note 2)
16-bit 02H 0AH
Auto-Reload 03H 0BH
NOTES:
1. Capture/reload occurs only on timer/counter overflow.
2. Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate
generator mode.
2000 Aug 21 15

Enhanced UART Slave 1 SADDR = 1100 0000

The UART operates in all of the usual modes that are described in SADEN = 1111 1110
the first section of Data Handbook IC20, 80C51-Based 8-Bit Given = 1100 000X
Microcontrollers. In addition the UART can perform framing error In the above example SADDR is the same and the SADEN data is
detect by looking for missing stop bits, and automatic address used to differentiate between the two slaves. Slave 0 requires a 0 in
recognition. The UART also fully supports multiprocessor bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is
communication as does the standard 80C51 UART. ignored. A unique address for Slave 0 would be 1100 0010 since
When used for framing error detect the UART looks for missing stop slave 1 requires a 0 in bit 1. A unique address for slave 1 would be
bits in the communication. A missing bit will set the FE bit in the 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be
SCON register. The FE bit shares the SCON.7 bit with SM0 and the selected at the same time by an address which has bit 0 = 0 (for
function of SCON.7 is determined by PCON.6 (SMOD0) (see slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed
Figure 7). If SMOD0 is set then SCON.7 functions as FE. SCON.7 with 1100 0000.
functions as SM0 when SMOD0 is cleared. When used as FE In a more complex system the following could be used to select
SCON.7 can only be cleared by software. Refer to Figure 8. slaves 1 and 2 while excluding slave 0:
Automatic Address Recognition Slave 0 SADDR = 1100 0000
Automatic Address Recognition is a feature which allows the UART SADEN = 1111 1001
to recognize certain addresses in the serial bit stream by using Given = 1100 0XX0
hardware to make the comparisons. This feature saves a great deal
of software overhead by eliminating the need for the software to Slave 1 SADDR = 1110 0000
examine every serial address which passes by the serial port. This SADEN = 1111 1010
feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART Given = 1110 0X0X
modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be
Slave 2 SADDR = 1110 0000
automatically set when the received byte contains either the “Given”
SADEN = 1111 1100
address or the “Broadcast” address. The 9-bit mode requires that
Given = 1110 00XX
the 9th information bit is a 1 to indicate that the received information
is an address and not data. Automatic address recognition is shown In the above example the differentiation among the 3 slaves is in the
in Figure 9. lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be
uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and
The 8 bit mode is called Mode 1. In this mode the RI flag will be set
it can be uniquely addressed by 1110 and 0101. Slave 2 requires
if SM2 is enabled and the information received has a valid stop bit
that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0
following the 8 address bits and the information is either a Given or
and 1 and exclude Slave 2 use address 1110 0100, since it is
Broadcast address.
necessary to make bit 2 = 1 to exclude slave 2.
Mode 0 is the Shift Register mode and SM2 is ignored.
The Broadcast Address for each slave is created by taking the
Using the Automatic Address Recognition feature allows a master to logical OR of SADDR and SADEN. Zeros in this result are trended
selectively communicate with one or more slaves by invoking the as don’t-cares. In most cases, interpreting the don’t-cares as ones,
Given slave address or addresses. All of the slaves may be the broadcast address will be FF hexadecimal.
contacted by using the Broadcast address. Two special Function
Upon reset SADDR (SFR address 0A9H) and SADEN (SFR
Registers are used to define the slave’s address, SADDR, and the
address 0B9H) are leaded with 0s. This produces a given address
address mask, SADEN. SADEN is used to define which bits in the
of all “don’t cares” as well as a Broadcast address of all “don’t
SADDR are to b used and which bits are “don’t care”. The SADEN
cares”. This effectively disables the Automatic Addressing mode and
mask can be logically ANDed with the SADDR to create the “Given”
allows the microcontroller to use standard 80C51 type UART drivers
address which the master will use for addressing each of the slaves.
which do not make use of this feature.
Use of the Given address allows multiple slaves to be recognized
while excluding others. The following examples will help to show the
versatility of this scheme:
Slave 0 SADDR = 1100 0000
SADEN = 1111 1101
Given = 1100 00X0
2000 Aug 21 16

SCON Address = 98H Reset Value = 0000 0000B

Bit Addressable
SM0/FE SM1 SM2 REN TB8 RB8 Tl Rl
Bit: 7 6 5 4 3 2 1 0
(SMOD0 = 0/1)*
Symbol Function
FE Framing Error bit. This bit is set by the receiver when an invalid stop bit is detected. The FE bit is not cleared by valid
frames but should be cleared by software. The SMOD0 bit must be set to enable access to the FE bit.
SM0 Serial Port Mode Bit 0, (SMOD0 must = 0 to access bit SM0)
SM1 Serial Port Mode Bit 1
SM0 SM1 Mode Description Baud Rate**
0 0 0 shift register fOSC/6 (6 clock mode) or fOSC/12 (12 clock mode)
0 1 1 8-bit UART variable
1 0 2 9-bit UART fOSC/32 or fOSC/16 (6 clock mode) or
fOSC/64 or fOSC/32 (12 clock mode)
1 1 3 9-bit UART variable
SM2 Enables the Automatic Address Recognition feature in Modes 2 or 3. If SM2 = 1 then Rl will not be set unless the
received 9th data bit (RB8) is 1, indicating an address, and the received byte is a Given or Broadcast Address.
In Mode 1, if SM2 = 1 then Rl will not be activated unless a valid stop bit was received, and the received byte is a
Given or Broadcast Address. In Mode 0, SM2 should be 0.
REN Enables serial reception. Set by software to enable reception. Clear by software to disable reception.
TB8 The 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.
RB8 In modes 2 and 3, the 9th data bit that was received. In Mode 1, if SM2 = 0, RB8 is the stop bit that was received.
In Mode 0, RB8 is not used.
Tl Transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the
other modes, in any serial transmission. Must be cleared by software.
Rl Receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in
the other modes, in any serial reception (except see SM2). Must be cleared by software.
NOTE:
*SMOD0 is located at PCON6.
**fOSC = oscillator frequency SU01255
Figure 7. SCON: Serial Port Control Register
2000 Aug 21 17

D0 D1 D2 D3 D4 D5 D6 D7 D8
START DATA BYTE ONLY IN STOP

BIT MODE 2, 3 BIT
SET FE BIT IF STOP BIT IS 0 (FRAMING ERROR)
SM0 TO UART MODE CONTROL
SCON
SM0 / FE SM1 SM2 REN TB8 RB8 TI RI
(98H)
PCON
SMOD1 SMOD0 – POF LVF GF0 GF1 IDL (87H)
0 : SCON.7 = SM0
1 : SCON.7 = FE
SU00044
Figure 8. UART Framing Error Detection
D0 D1 D2 D3 D4 D5 D6 D7 D8
SCON
SM0 SM1 SM2 REN TB8 RB8 TI RI
(98H)
1 1 1 1 X
1 0
RECEIVED ADDRESS D0 TO D7
COMPARATOR
PROGRAMMED ADDRESS
IN UART MODE 2 OR MODE 3 AND SM2 = 1:

INTERRUPT IF REN=1, RB8=1 AND “RECEIVED ADDRESS” = “PROGRAMMED ADDRESS”
– WHEN OWN ADDRESS RECEIVED, CLEAR SM2 TO RECEIVE DATA BYTES
– WHEN ALL DATA BYTES HAVE BEEN RECEIVED: SET SM2 TO WAIT FOR NEXT ADDRESS.
SU00045
Figure 9. UART Multiprocessor Communication, Automatic Address Recognition
2000 Aug 21 18

Interrupt Priority Structure The priority scheme for servicing the interrupts is the same as that
The P89C51RB2/RC2/RD2 has a 7 source four-level interrupt for the 80C51, except there are four interrupt levels rather than two
structure (see Table 7). as on the 80C51. An interrupt will be serviced as long as an interrupt
of equal or higher priority is not already being serviced. If an
There are 3 SFRs associated with the four-level interrupt. They are interrupt of equal or higher level priority is being serviced, the new
the IE, IP, and IPH. (See Figures 10, 11, and 12.) The IPH (Interrupt interrupt will wait until it is finished before being serviced. If a lower
Priority High) register makes the four-level interrupt structure priority level interrupt is being serviced, it will be stopped and the
possible. The IPH is located at SFR address B7H. The structure of new interrupt serviced. When the new interrupt is finished, the lower
the IPH register and a description of its bits is shown in Figure 12. priority level interrupt that was stopped will be completed.
The function of the IPH SFR, when combined with the IP SFR,
determines the priority of each interrupt. The priority of each
interrupt is determined as shown in the following table:
PRIORITY BITS
INTERRUPT PRIORITY LEVEL
IPH.x IP.x
0 0 Level 0 (lowest priority)
0 1 Level 1
1 0 Level 2
1 1 Level 3 (highest priority)
Table 7. Interrupt Table

SOURCE POLLING PRIORITY REQUEST BITS HARDWARE CLEAR? VECTOR ADDRESS
X0 1 IE0 N (L)1 Y (T)2 03H
T0 2 TP0 Y 0BH
X1 3 IE1 N (L) Y (T) 13H
T1 4 TF1 Y 1BH
PCA 5 CF, CCFn N 33H
n = 0–4
SP 6 RI, TI N 23H
T2 7 TF2, EXF2 N 2BH
NOTES:
1. L = Level activated
2. T = Transition activated
7 6 5 4 3 2 1 0
IE (0A8H) EA EC ET2 ES ET1 EX1 ET0 EX0
Enable Bit = 1 enables the interrupt.

Enable Bit = 0 disables it.
BIT SYMBOL FUNCTION
IE.7 EA Global disable bit. If EA = 0, all interrupts are disabled. If EA = 1, each interrupt can be individually
enabled or disabled by setting or clearing its enable bit.
IE.6 EC PCA interrupt enable bit
IE.5 ET2 Timer 2 interrupt enable bit.
IE.4 ES Serial Port interrupt enable bit.
IE.2 EX1 External interrupt 1 enable bit.
IE.0 EX0 External interrupt 0 enable bit.
SU01290
Figure 10. IE Registers
2000 Aug 21 19

7 6 5 4 3 2 1 0
IP (0B8H) – PPC PT2 PS PT1 PX1 PT0 PX0
Priority Bit = 1 assigns high priority

Priority Bit = 0 assigns low priority
BIT SYMBOL FUNCTION

IP.7 – –
IP.6 PPC PCA interrupt priority bit
IP.5 PT2 Timer 2 interrupt priority bit.
IP.4 PS Serial Port interrupt priority bit.
IP.2 PX1 External interrupt 1 priority bit.
IP.0 PX0 External interrupt 0 priority bit. SU01291
Figure 11. IP Registers
7 6 5 4 3 2 1 0
IPH (B7H) – PPCH PT2H PSH PT1H PX1H PT0H PX0H
Priority Bit = 1 assigns higher priority

Priority Bit = 0 assigns lower priority
BIT SYMBOL FUNCTION

IPH.7 – –
IPH.6 PPCH PCA interrupt priority bit
IPH.5 PT2H Timer 2 interrupt priority bit high.
IPH.4 PSH Serial Port interrupt priority bit high.
IPH.2 PX1H External interrupt 1 priority bit high.
IPH.0 PX0H External interrupt 0 priority bit high. SU01292
Figure 12. IPH Registers
2000 Aug 21 20

Reduced EMI Mode be quickly toggled simply by executing an INC AUXR1 instruction
The AO bit (AUXR.0) in the AUXR register when set disables the without affecting the GF2 bit.
ALE output. The ENBOOT bit determines whether the BOOTROM is enabled
or disabled. This bit will automatically be set if the status byte is
Reduced EMI Mode non zero during reset or PSEN is pulled low, ALE floats high, and
AUXR (8EH) EA > VIH on the falling edge of reset. Otherwise, this bit will be
cleared during reset.
7 6 5 4 3 2 1 0
– – – – – – EXTRAM AO
AUXR.1 EXTRAM
DPS
AUXR.0 AO Turns off ALE output.
BIT0
AUXR1 DPTR1
DPTR0
Dual DPTR DPH DPL
The dual DPTR structure (see Figure 13) is a way by which the chip (83H) (82H) EXTERNAL
will specify the address of an external data memory location. There DATA
MEMORY
are two 16-bit DPTR registers that address the external memory,
and a single bit called DPS = AUXR1/bit0 that allows the program SU00745A
code to switch between them. Figure 13.
• New Register Name: AUXR1#
• SFR Address: A2H DPTR Instructions
• Reset Value: xxxxxxx0B The instructions that refer to DPTR refer to the data pointer that is
currently selected using the AUXR1/bit 0 register. The six
AUXR1 (A2H) instructions that use the DPTR are as follows:
7 6 5 4 3 2 1 0
– – ENBOOT – GF2 0 – DPS
INC DPTR Increments the data pointer by 1
Where: MOV DPTR, #data16 Loads the DPTR with a 16-bit constant
DPS = AUXR1/bit0 = Switches between DPTR0 and DPTR1. MOV A, @ A+DPTR Move code byte relative to DPTR to ACC
Select Reg DPS MOVX A, @ DPTR Move external RAM (16-bit address) to
ACC
DPTR0 0
MOVX @ DPTR , A Move ACC to external RAM (16-bit
DPTR1 1
address)
The DPS bit status should be saved by software when switching JMP @ A + DPTR Jump indirect relative to DPTR
between DPTR0 and DPTR1.
The data pointer can be accessed on a byte-by-byte basis by
The GF2 bit is a general purpose user-defined flag. Note that bit 2 is
specifying the low or high byte in an instruction which accesses the
not writable and is always read as a zero. This allows the DPS bit to
SFRs. See Application Note AN458 for more details.
2000 Aug 21 21

Programmable Counter Array (PCA) the PCA counter overflows and an interrupt will be generated if the
The Programmable Counter Array available on the ECF bit in the CMOD register is set, The CF bit can only be cleared
89C51RB2/RC2/RD2 is a special 16-bit Timer that has five 16-bit by software. Bits 0 through 4 of the CCON register are the flags for
capture/compare modules associated with it. Each of the modules the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set
can be programmed to operate in one of four modes: rising and/or by hardware when either a match or a capture occurs. These flags
falling edge capture, software timer, high-speed output, or pulse also can only be cleared by software. The PCA interrupt system
width modulator. Each module has a pin associated with it in port 1. shown in Figure 16.
Module 0 is connected to P1.3(CEX0), module 1 to P1.4(CEX1), etc. Each module in the PCA has a special function register associated
The basic PCA configuration is shown in Figure 14. with it. These registers are: CCAPM0 for module 0, CCAPM1 for
The PCA timer is a common time base for all five modules and can module 1, etc. (see Figure 19). The registers contain the bits that
be programmed to run at: 1/6 the oscillator frequency, 1/2 the control the mode that each module will operate in. The ECCF bit
oscillator frequency, the Timer 0 overflow, or the input on the ECI pin (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module)
(P1.2). The timer count source is determined from the CPS1 and enables the CCF flag in the CCON SFR to generate an interrupt
CPS0 bits in the CMOD SFR as follows (see Figure 17): when a match or compare occurs in the associated module. PWM
(CCAPMn.1) enables the pulse width modulation mode. The TOG
CPS1 CPS0 PCA Timer Count Source bit (CCAPMn.2) when set causes the CEX output associated with
0 0 1/6 oscillator frequency (6 clock mode); the module to toggle when there is a match between the PCA
1/12 oscillator frequency (12 clock mode) counter and the module’s capture/compare register. The match bit
0 1 1/2 oscillator frequency (6 clock mode); MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON
1/4 oscillator frequency (12 clock mode) register to be set when there is a match between the PCA counter
1 0 Timer 0 overflow and the module’s capture/compare register.
1 1 External Input at ECI pin
The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5)
In the CMOD SFR are three additional bits associated with the PCA. determine the edge that a capture input will be active on. The CAPN
They are CIDL which allows the PCA to stop during idle mode, bit enables the negative edge, and the CAPP bit enables the positive
WDTE which enables or disables the watchdog function on edge. If both bits are set both edges will be enabled and a capture will
module 4, and ECF which when set causes an interrupt and the occur for either transition. The last bit in the register ECOM
PCA overflow flag CF (in the CCON SFR) to be set when the PCA (CCAPMn.6) when set enables the comparator function. Figure 20
timer overflows. These functions are shown in Figure 15. shows the CCAPMn settings for the various PCA functions.
The watchdog timer function is implemented in module 4 (see There are two additional registers associated with each of the PCA
Figure 24). modules. They are CCAPnH and CCAPnL and these are the
The CCON SFR contains the run control bit for the PCA and the registers that store the 16-bit count when a capture occurs or a
flags for the PCA timer (CF) and each module (refer to Figure 18). compare should occur. When a module is used in the PWM mode
To run the PCA the CR bit (CCON.6) must be set by software. The these registers are used to control the duty cycle of the output.
PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when
16 BITS
MODULE 0 P1.3/CEX0
MODULE 1 P1.4/CEX1
16 BITS
PCA TIMER/COUNTER MODULE 2 P1.5/CEX2
TIME BASE FOR PCA MODULES

MODULE 3 P1.6/CEX3
MODULE FUNCTIONS:
16-BIT CAPTURE
16-BIT TIMER
16-BIT HIGH SPEED OUTPUT MODULE 4 P1.7/CEX4
8-BIT PWM
WATCHDOG TIMER (MODULE 4 ONLY)
SU00032
Figure 14. Programmable Counter Array (PCA)
2000 Aug 21 22

TO PCA
OSC/6 (6 CLOCK MODE) MODULES
OR
OSC/12 (12 CLOCK MODE)
OSC/2 (6 CLOCK MODE) OVERFLOW

OR
OSC/4 (12 CLOCK MODE) INTERRUPT
CH CL
16–BIT UP COUNTER
TIMER 0 OVERFLOW
EXTERNAL INPUT
(P1.2/ECI)
00
01
10 DECODE
11
IDLE
CMOD
CIDL WDTE –– –– –– CPS1 CPS0 ECF
(C1H)
CCON
CF CR –– CCF4 CCF3 CCF2 CCF1 CCF0 (C0H)
SU01256
Figure 15. PCA Timer/Counter
CCON
PCA TIMER/COUNTER
MODULE 0
IE.6 IE.7
EC EA
MODULE 1 TO
INTERRUPT
PRIORITY
DECODER
MODULE 2
MODULE 3
MODULE 4
CMOD.0 ECF CCAPMn.0 ECCFn
SU01097
Figure 16. PCA Interrupt System
2000 Aug 21 23

CMOD Address = D9H Reset Value = 00XX X000B
CIDL WDTE – – – CPS1 CPS0 ECF
Bit: 7 6 5 4 3 2 1 0
Symbol Function
CIDL Counter Idle control: CIDL = 0 programs the PCA Counter to continue functioning during idle Mode. CIDL = 1 programs
it to be gated off during idle.
WDTE Watchdog Timer Enable: WDTE = 0 disables Watchdog Timer function on PCA Module 4. WDTE = 1 enables it.
– Not implemented, reserved for future use.*
CPS1 PCA Count Pulse Select bit 1.
CPS0 PCA Count Pulse Select bit 0.
CPS1 CPS0 Selected PCA Input**
0 0 0 Internal clock, fOSC/6 in 6 clock mode (fOSC/12 in 12 clock mode)
0 1 1 Internal clock, fOSC/2 in 6 clock mode (fOSC/4 in 12 clock mode)
1 0 2 Timer 0 overflow
1 1 3 External clock at ECI/P1.2 pin
(max. rate = fOSC/4 in 6 clock mode, fOCS/8 in 12 clock mode)
ECF PCA Enable Counter Overflow interrupt: ECF = 1 enables CF bit in CCON to generate an interrupt. ECF = 0 disables
that function of CF.
NOTE:
* User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the
new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.
** fOSC = oscillator frequency
SU01318
Figure 17. CMOD: PCA Counter Mode Register
CCON Address = D8H Reset Value = 00X0 0000B
Bit Addressable
CF CR – CCF4 CCF3 CCF2 CCF1 CCF0
Bit: 7 6 5 4 3 2 1 0
Symbol Function
CF PCA Counter Overflow flag. Set by hardware when the counter rolls over. CF flags an interrupt if bit ECF in CMOD is
set. CF may be set by either hardware or software but can only be cleared by software.
CR PCA Counter Run control bit. Set by software to turn the PCA counter on. Must be cleared by software to turn the PCA
counter off.
– Not implemented, reserved for future use*.
CCF4 PCA Module 4 interrupt flag. Set by hardware when a match or capture occurs. Must be cleared by software.
NOTE:
* User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the
new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.
SU01319
Figure 18. CCON: PCA Counter Control Register
2000 Aug 21 24

CCAPMn Address CCAPM0 0DAH Reset Value = X000 0000B

CCAPM1 0DBH
CCAPM2 0DCH
CCAPM3 0DDH
CCAPM4 0DEH
Not Bit Addressable
– ECOMn CAPPn CAPNn MATn TOGn PWMn ECCFn

Bit: 7 6 5 4 3 2 1 0
Symbol Function
– Not implemented, reserved for future use*.
ECOMn Enable Comparator. ECOMn = 1 enables the comparator function.
CAPPn Capture Positive, CAPPn = 1 enables positive edge capture.
CAPNn Capture Negative, CAPNn = 1 enables negative edge capture.
MATn Match. When MATn = 1, a match of the PCA counter with this module’s compare/capture register causes the CCFn bit
in CCON to be set, flagging an interrupt.
TOGn Toggle. When TOGn = 1, a match of the PCA counter with this module’s compare/capture register causes the CEXn
pin to toggle.
PWMn Pulse Width Modulation Mode. PWMn = 1 enables the CEXn pin to be used as a pulse width modulated output.
ECCFn Enable CCF interrupt. Enables compare/capture flag CCFn in the CCON register to generate an interrupt.
NOTE:
*User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new
bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.
SU01320
Figure 19. CCAPMn: PCA Modules Compare/Capture Registers
– ECOMn CAPPn CAPNn MATn TOGn PWMn ECCFn MODULE FUNCTION

X 0 0 0 0 0 0 0 No operation
X X 1 0 0 0 0 X 16-bit capture by a positive-edge trigger on CEXn
X X 0 1 0 0 0 X 16-bit capture by a negative trigger on CEXn
X X 1 1 0 0 0 X 16-bit capture by a transition on CEXn
X 1 0 0 1 0 0 X 16-bit Software Timer
X 1 0 0 1 1 0 X 16-bit High Speed Output
X 1 0 0 0 0 1 0 8-bit PWM
X 1 0 0 1 X 0 X Watchdog Timer
Figure 20. PCA Module Modes (CCAPMn Register)
PCA Capture Mode counter and the module’s capture registers. To activate this mode
To use one of the PCA modules in the capture mode either one or the TOG, MAT, and ECOM bits in the module’s CCAPMn SFR must
both of the CCAPM bits CAPN and CAPP for that module must be be set (see Figure 23).
set. The external CEX input for the module (on port 1) is sampled for
a transition. When a valid transition occurs the PCA hardware loads Pulse Width Modulator Mode
the value of the PCA counter registers (CH and CL) into the All of the PCA modules can be used as PWM outputs. Figure 24
module’s capture registers (CCAPnL and CCAPnH). If the CCFn bit shows the PWM function. The frequency of the output depends on
the source for the PCA timer. All of the modules will have the same
for the module in the CCON SFR and the ECCFn bit in the CCAPMn
frequency of output because they all share the PCA timer. The duty
SFR are set then an interrupt will be generated. Refer to Figure 21.
cycle of each module is independently variable using the module’s
16-bit Software Timer Mode capture register CCAPLn. When the value of the PCA CL SFR is
The PCA modules can be used as software timers by setting both less than the value in the module’s CCAPLn SFR the output will be
the ECOM and MAT bits in the modules CCAPMn register. The PCA low, when it is equal to or greater than the output will be high. When
timer will be compared to the module’s capture registers and when a CL overflows from FF to 00, CCAPLn is reloaded with the value in
match occurs an interrupt will occur if the CCFn (CCON SFR) and CCAPHn. the allows updating the PWM without glitches. The PWM
the ECCFn (CCAPMn SFR) bits for the module are both set (see and ECOM bits in the module’s CCAPMn register must be set to
Figure 22). enable the PWM mode.
High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA
module will toggle each time a match occurs between the PCA
2000 Aug 21 25

CCON
CF CR –– CCF4 CCF3 CCF2 CCF1 CCF0 (0C0H)
PCA INTERRUPT
(TO CCFn) PCA TIMER/COUNTER
CH CL
CAPTURE
CEXn
CCAPnH CCAPnL
CCAPMn, n= 0 to 4
–– ECOMn CAPPn CAPNn MATn TOGn PWMn ECCFn
(C2H – C6H)
0 0 0 0
SU01101
Figure 21. PCA Capture Mode
CCON
WRITE TO
CCAPnH RESET
PCA INTERRUPT
WRITE TO CCAPnH CCAPnL
(TO CCFn)
CCAPnL
0 1
ENABLE MATCH
16–BIT COMPARATOR
CH CL
PCA TIMER/COUNTER
CCAPMn, n= 0 to 4
(C2H – C6H)
0 0 0 0
SU01102
Figure 22. PCA Compare Mode
2000 Aug 21 26

CCON
WRITE TO
CCAPnH RESET
PCA INTERRUPT
WRITE TO CCAPnH CCAPnL
(TO CCFn)
CCAPnL
0 1
ENABLE MATCH
16–BIT COMPARATOR
TOGGLE
CEXn
CH CL
PCA TIMER/COUNTER
CCAPMn, n: 0..4
(C2H – C6H)
0 0 1 0
SU01103
Figure 23. PCA High Speed Output Mode
CCAPnH
CCAPnL
0
CL < CCAPnL
ENABLE
8–BIT
COMPARATOR CEXn
CL >= CCAPnL
OVERFLOW CL
PCA TIMER/COUNTER
CCAPMn, n: 0..4
(C2H – C6H)
0 0 0 0 0
SU01104
Figure 24. PCA PWM Mode
2000 Aug 21 27

CMOD
CIDL WDTE –– –– –– CPS1 CPS0 ECF
(C1H)
WRITE TO
CCAP4L RESET
WRITE TO CCAP4H CCAP4L MODULE 4

CCAP4H
1 0
ENABLE MATCH
16–BIT COMPARATOR RESET
CH CL
PCA TIMER/COUNTER
CCAPM4
(C6H)
0 0 1 X 0 X
SU01105
Figure 25. PCA Watchdog Timer m(Module 4 only)
PCA Watchdog Timer The first two options are more reliable because the watchdog
An on-board watchdog timer is available with the PCA to improve the timer is never disabled as in option #3. If the program counter ever
reliability of the system without increasing chip count. Watchdog goes astray, a match will eventually occur and cause an internal
timers are useful for systems that are susceptible to noise, power reset. The second option is also not recommended if other PCA
glitches, or electrostatic discharge. Module 4 is the only PCA module modules are being used. Remember, the PCA timer is the time
that can be programmed as a watchdog. However, this module can base for all modules; changing the time base for other modules
still be used for other modes if the watchdog is not needed. would not be a good idea. Thus, in most applications the first
solution is the best option.
Figure 25 shows a diagram of how the watchdog works. The user
pre-loads a 16-bit value in the compare registers. Just like the other Figure 26 shows the code for initializing the watchdog timer.
compare modes, this 16-bit value is compared to the PCA timer Module 4 can be configured in either compare mode, and the WDTE
value. If a match is allowed to occur, an internal reset will be bit in CMOD must also be set. The user’s software then must
generated. This will not cause the RST pin to be driven high. periodically change (CCAP4H,CCAP4L) to keep a match from
occurring with the PCA timer (CH,CL). This code is given in the
In order to hold off the reset, the user has three options:
WATCHDOG routine in Figure 26.
1. periodically change the compare value so it will never match the
PCA timer, This routine should not be part of an interrupt service routine,
2. periodically change the PCA timer value so it will never match because if the program counter goes astray and gets stuck in an
the compare values, or infinite loop, interrupts will still be serviced and the watchdog will
keep getting reset. Thus, the purpose of the watchdog would be
3. disable the watchdog by clearing the WDTE bit before a match
defeated. Instead, call this subroutine from the main program within
occurs and then re-enable it.
216 count of the PCA timer.
2000 Aug 21 28

INIT_WATCHDOG:
MOV CCAPM4, #4CH ; Module 4 in compare mode
MOV CCAP4L, #0FFH ; Write to low byte first
MOV CCAP4H, #0FFH ; Before PCA timer counts up to
; FFFF Hex, these compare values
; must be changed
ORL CMOD, #40H ; Set the WDTE bit to enable the
; watchdog timer without changing
; the other bits in CMOD
;
;********************************************************************
;
; Main program goes here, but CALL WATCHDOG periodically.
;
;********************************************************************
;
WATCHDOG:
CLR EA ; Hold off interrupts
MOV CCAP4L, #00 ; Next compare value is within
MOV CCAP4H, CH ; 255 counts of the current PCA
SETB EA ; timer value
RET
Figure 26. PCA Watchdog Timer Initialization Code
2000 Aug 21 29

Expanded Data RAM Addressing For example:

The P89C51RB2/RC2/RD2 has internal data memory that is MOV @R0,#data
mapped into four separate segments: the lower 128 bytes of RAM, where R0 contains 0A0H, accesses the data byte at address 0A0H,
upper 128 bytes of RAM, 128 bytes Special Function Register (SFR), rather than P2 (whose address is 0A0H).
and 256 bytes expanded RAM (ERAM) (768 bytes for the RD2).
The ERAM can be accessed by indirect addressing, with EXTRAM
The four segments are: bit cleared and MOVX instructions. This part of memory is physically
1. The Lower 128 bytes of RAM (addresses 00H to 7FH) are located on-chip, logically occupies the first 7936-bytes of external
directly and indirectly addressable. data memory.
2. The Upper 128 bytes of RAM (addresses 80H to FFH) are With EXTRAM = 0, the ERAM is indirectly addressed, using the
indirectly addressable only. MOVX instruction in combination with any of the registers R0, R1 of
3. The Special Function Registers, SFRs, (addresses 80H to FFH) the selected bank or DPTR. An access to ERAM will not affect ports
are directly addressable only. P0, P3.6 (WR#) and P3.7 (RD#). P2 SFR is output during external
addressing. For example, with EXTRAM = 0,
4. The 256/768-bytes expanded RAM (ERAM, 00H – 1FFH/2FFH)
MOVX @R0,#data
are indirectly accessed by move external instruction, MOVX, and
with the EXTRAM bit cleared, see Figure 27. where R0 contains 0A0H, access the ERAM at address 0A0H rather
than external memory. An access to external data memory locations
The Lower 128 bytes can be accessed by either direct or indirect higher than the ERAM will be performed with the MOVX DPTR
addressing. The Upper 128 bytes can be accessed by indirect instructions in the same way as in the standard 80C51, so with P0
addressing only. The Upper 128 bytes occupy the same address and P2 as data/address bus, and P3.6 and P3.7 as write and read
space as the SFR. That means they have the same address, but are timing signals. Refer to Figure 28.
physically separate from SFR space. With EXTRAM = 1, MOVX @Ri and MOVX @DPTR will be similar
When an instruction accesses an internal location above address to the standard 80C51. MOVX @ Ri will provide an 8-bit address
7FH, the CPU knows whether the access is to the upper 128 bytes multiplexed with data on Port 0 and any output port pins can be
of data RAM or to SFR space by the addressing mode used in the used to output higher order address bits. This is to provide the
instruction. Instructions that use direct addressing access SFR external paging capability. MOVX @DPTR will generate a 16-bit
space. For example: address. Port 2 outputs the high-order eight address bits (the
MOV 0A0H,#data contents of DPH) while Port 0 multiplexes the low-order eight
address bits (DPL) with data. MOVX @Ri and MOVX @DPTR will
accesses the SFR at location 0A0H (which is P2). Instructions that
generate either read or write signals on P3.6 (WR) and P3.7 (RD).
use indirect addressing access the Upper 128 bytes of data RAM.
The stack pointer (SP) may be located anywhere in the 256 bytes
RAM (lower and upper RAM) internal data memory. The stack may
not be located in the ERAM.
AUXR Address = 8EH Reset Value = xxxx xx00B

Not Bit Addressable
— — — — — — EXTRAM AO
Bit: 7 6 5 4 3 2 1 0
Symbol Function
AO Disable/Enable ALE
AO Operating Mode
0 ALE is emitted at a constant rate of 1/3 the oscillator frequency (6 clock mode; 1/6 fOSC in 12 clock mode).
1 ALE is active only during a MOVX or MOVC instruction.
EXTRAM Internal/External RAM access using MOVX @Ri/@DPTR
EXTRAM Operating Mode
0 Internal ERAM access using MOVX @Ri/@DPTR
1 External data memory access.
— Not implemented, reserved for future use*.
NOTE:
*User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new
bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.
SU01258
Figure 27. AUXR: Auxiliary Register
2000 Aug 21 30

FF FF FFFF
UPPER SPECIAL EXTERNAL

128 BYTES FUNCTION DATA
INTERNAL RAM REGISTER MEMORY
ERAM 80 80
256 or 768 BYTES
LOWER
128 BYTES
INTERNAL RAM
100 00 00 0000
SU01293
Figure 28. Internal and External Data Memory Address Space with EXTRAM = 0
HARDWARE WATCHDOG TIMER (ONE-TIME ENABLED WITH RESET-OUT FOR P89C51RB2/RC2/RD2)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 14-bit
counter and the WatchDog Timer reset (WDTRST) SFR. The WDT is disabled at reset. To enable the WDT, user must write 01EH and 0E1H in
sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, it will increment every machine cycle while the oscillator is running and
there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an
output reset HIGH pulse at the RST-pin (see the note below).
Using the WDT

To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, the user needs to
service it by writing to 01EH and 0E1H to WDTRST to avoid WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH) and this
will reset the device. When WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset
the WDT at least every 16383 machine cycles. To reset the WDT, the user must write 01EH and 0E1H to WDTRST. WDTRST is a write only
register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the reset pin (see note
below). The RESET pulse duration is 98 × TOSC (6 clock mode; 196 in 12 clock mode), where TOSC = 1/fOSC. To make the best use of the WDT, it
should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.
ABSOLUTE MAXIMUM RATINGS1, 2, 3

PARAMETER RATING UNIT
Operating temperature under bias 0 to +70 or –40 to +85 °C
Storage temperature range –65 to +150 °C
Voltage on EA/VPP pin to VSS 0 to +13.0 V
Voltage on any other pin to VSS –0.5 to +6.5 V
Maximum IOL per I/O pin 15 mA
Power dissipation (based on package heat transfer limitations, not device power consumption) 1.5 W
NOTES:
1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section
of this specification is not implied.
2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static
charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
3. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to VSS unless otherwise noted.
2000 Aug 21 31

DC ELECTRICAL CHARACTERISTICS
Tamb = 0°C to +70°C or –40°C to +85°C; 5 V ±10%; VSS = 0 V
TEST LIMITS
SYMBOL PARAMETER UNIT
CONDITIONS MIN TYP1 MAX
VIL Input low voltage 4.5 V < VCC < 5.5 V –0.5 0.2VCC–0.1 V
VIH Input high voltage (ports 0, 1, 2, 3, EA) 0.2VCC+0.9 VCC+0.5 V
VIH1 Input high voltage, XTAL1, RST 0.7VCC VCC+0.5 V
VCC = 4.5 V
VOL Output low voltage, ports 1, 2, 38 0.4 V
IOL = 1.6 mA2
VCC = 4.5 V
VOL1 Output low voltage, port 0, ALE, PSEN 7, 8 0.45 V
IOL = 3.2 mA2
VCC = 4.5 V
VOH Output high voltage, ports 1, 2, 3 3 VCC – 0.7 V
IOH = –30 µA
Output high voltage (port 0 in external bus mode), VCC = 4.5 V
VOH1 VCC – 0.7 V
ALE9, PSEN3 IOH = –3.2 mA
IIL Logical 0 input current, ports 1, 2, 3 VIN = 0.4 V –1 –75 µA
VIN = 2.0 V
ITL Logical 1-to-0 transition current, ports 1, 2, 36 –650 µA
See Note 4
ILI Input leakage current, port 0 0.45 < VIN < VCC – 0.3 ±10 µA
ICC Power supply current (see Figure 36): See Note 5
Active mode (see Note 5)
Idle mode (see Note 5)
Power-down mode or clock stopped (see Tamb = 0°C to 70°C <1 40 µA
Figure
Fi 42 for
f conditions)
diti ) Tamb = –40°C to +85°C 50 µA
Programming and erase mode fosc = 20 MHz 60 mA
RRST Internal reset pull-down resistor 40 225 kΩ
CIO Pin capacitance10 (except EA) 15 pF
NOTES:
1. Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.
2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the VOLs of ALE and ports 1 and 3. The noise is due
to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the
worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify
ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no
single output sinks more than 5 mA and no more than two outputs exceed the test conditions.
3. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the VCC–0.7 specification when the
address bits are stabilizing.
4. Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its
maximum value when VIN is approximately 2 V.
5. See Figures 39 through 42 for ICC test conditions and Figure 36 for ICC vs Freq.
Active mode: ICC(MAX) = (2.8 × FREQ. + 20)mA for all devices, in 6 clock mode; (1.4 × FREQ. + 20)mA in 12 clock mode.
Idle mode: ICC(MAX) = (1.2 × FREQ. +1.0)mA in 6 clock mode; (0.6 × FREQ. +1.0)mA in 12 clock mode.
6. This value applies to Tamb = 0°C to +70°C.
7. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
8. Under steady state (non-transient) conditions, IOL must be externally limited as follows:
Maximum IOL per port pin: 15 mA (*NOTE: This is 85°C specification.)
Maximum IOL per 8-bit port: 26 mA
Maximum total IOL for all outputs: 71 mA
If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed
test conditions.
9. ALE is tested to VOH1, except when ALE is off then VOH is the voltage specification.
10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF
(except EA is 25 pF).
2000 Aug 21 32

AC ELECTRICAL CHARACTERISTICS (6 CLOCK MODE)

Tamb = 0°C to +70°C or –40°C to +85°C, VCC = 5 V ±10%, VSS = 0V1, 2, 3
VARIABLE CLOCK4 20 MHz CLOCK4
SYMBOL FIGURE PARAMETER MIN MAX MIN MAX UNIT
1/tCLCL 29 Oscillator frequency 0 20 0 20 MHz
tLHLL 29 ALE pulse width tCLCL–40 10 ns
tAVLL 29 Address valid to ALE low 0.5tCLCL–20 5 ns
tLLAX 29 Address hold after ALE low 0.5tCLCL–20 5 ns
tLLIV 29 ALE low to valid instruction in 2tCLCL–65 35 ns
tLLPL 29 ALE low to PSEN low 0.5tCLCL–20 5 ns
tPLPH 29 PSEN pulse width 1.5tCLCL–45 30 ns
tPLIV 29 PSEN low to valid instruction in 1.5tCLCL–60 15 ns
tPXIX 29 Input instruction hold after PSEN 0 0 ns
tPXIZ 29 Input instruction float after PSEN 0.5tCLCL–20 5 ns
tAVIV 29 Address to valid instruction in 2.5tCLCL–80 45 ns
tPLAZ 29 PSEN low to address float 10 10 ns
Data Memory
tRLRH 30, 31 RD pulse width 3tCLCL–100 50 ns
tWLWH 30, 31 WR pulse width 3tCLCL–100 50 ns
tRLDV 30, 31 RD low to valid data in 2.5tCLCL–90 35 ns
tRHDX 30, 31 Data hold after RD 0 0 ns
tRHDZ 30, 31 Data float after RD tCLCL–20 5 ns
tLLDV 30, 31 ALE low to valid data in 4tCLCL–150 50 ns
tAVDV 30, 31 Address to valid data in 4.5tCLCL–165 60 ns
tLLWL 30, 31 ALE low to RD or WR low 1.5tCLCL–50 1.5tCLCL+50 25 125 ns
tAVWL 30, 31 Address valid to WR low or RD low 2tCLCL–75 25 ns
tQVWX 30, 31 Data valid to WR transition 0.5tCLCL–25 0 ns
tWHQX 30, 31 Data hold after WR 0.5tCLCL–20 5 ns
tQVWH 31 Data valid to WR high 3.5tCLCL–130 45 ns
tRLAZ 30, 31 RD low to address float 0 0 ns
tWHLH 30, 31 RD or WR high to ALE high 0.5tCLCL–20 0.5tCLCL+20 5 45 ns
External Clock
tCHCX 33 High time 20 tCLCL–tCLCX ns
tCLCX 33 Low time 20 tCLCL–tCHCX ns
tCLCH 33 Rise time 5 ns
tCHCL 33 Fall time 5 ns
Shift Register
tXLXL 32 Serial port clock cycle time 6tCLCL 300 ns
tQVXH 32 Output data setup to clock rising edge 5tCLCL–133 117 ns
tXHQX 32 Output data hold after clock rising edge tCLCL–30 20 ns
tXHDX 32 Input data hold after clock rising edge 0 0 ns
tXHDV 32 Clock rising edge to input data valid 5tCLCL–133 117 ns
NOTES:
1. Parameters are valid over operating temperature range unless otherwise specified.
3. Interfacing the microcontroller to devices with float times up to 45 ns is permitted. This limited bus contention will not cause damage to
Port 0 drivers.
4. Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.
2000 Aug 21 33

AC ELECTRICAL CHARACTERISTICS (12 CLOCK MODE)

Tamb = 0°C to +70°C or –40°C to +85°C, VCC = 5 V ±10%, VSS = 0 V1, 2, 3
VARIABLE CLOCK4 33 MHz CLOCK4
SYMBOL FIGURE PARAMETER MIN MAX MIN MAX UNIT
1/tCLCL 29 Oscillator frequency 0 33 0 33 MHz
tLHLL 29 ALE pulse width 2tCLCL–40 21 ns
tAVLL 29 Address valid to ALE low tCLCL–25 5 ns
tLLAX 29 Address hold after ALE low tCLCL–25 5 ns
tLLIV 29 ALE low to valid instruction in 4tCLCL–65 55 ns
tLLPL 29 ALE low to PSEN low tCLCL–25 5 ns
tPLPH 29 PSEN pulse width 3tCLCL–45 45 ns
tPLIV 29 PSEN low to valid instruction in 3tCLCL–60 30 ns
tPXIX 29 Input instruction hold after PSEN 0 0 ns
tPXIZ 29 Input instruction float after PSEN tCLCL–25 5 ns
tAVIV 29 Address to valid instruction in 5tCLCL–80 70 ns
tPLAZ 29 PSEN low to address float 10 10 ns
Data Memory
tRLRH 30, 31 RD pulse width 6tCLCL–100 82 ns
tWLWH 30, 31 WR pulse width 6tCLCL–100 82 ns
tRLDV 30, 31 RD low to valid data in 5tCLCL–90 60 ns
tRHDX 30, 31 Data hold after RD 0 0 ns
tRHDZ 30, 31 Data float after RD 2tCLCL–28 32 ns
tLLDV 30, 31 ALE low to valid data in 8tCLCL–150 90 ns
tAVDV 30, 31 Address to valid data in 9tCLCL–165 105 ns
tLLWL 30, 31 ALE low to RD or WR low 3tCLCL–50 3tCLCL+50 40 140 ns
tAVWL 30, 31 Address valid to WR low or RD low 4tCLCL–75 45 ns
tQVWX 30, 31 Data valid to WR transition tCLCL–30 0 ns
tWHQX 30, 31 Data hold after WR tCLCL–25 5 ns
tQVWH 31 Data valid to WR high 7tCLCL–130 80 ns
tRLAZ 30, 31 RD low to address float 0 0 ns
tWHLH 30, 31 RD or WR high to ALE high tCLCL–25 tCLCL+25 5 55 ns
External Clock
tCHCX 33 High time 17 tCLCL–tCLCX ns
tCLCX 33 Low time 17 tCLCL–tCHCX ns
tCLCH 33 Rise time 5 ns
tCHCL 33 Fall time 5 ns
Shift Register
tXLXL 32 Serial port clock cycle time 12tCLCL 360 ns
tQVXH 32 Output data setup to clock rising edge 10tCLCL–133 167 ns
tXHQX 32 Output data hold after clock rising edge 2tCLCL–80 50 ns
tXHDX 32 Input data hold after clock rising edge 0 0 ns
tXHDV 32 Clock rising edge to input data valid 10tCLCL–133 167 ns
NOTES:
1. Parameters are valid over operating temperature range unless otherwise specified.
3. Interfacing the microcontroller to devices with float times up to 45 ns is permitted. This limited bus contention will not cause damage to
Port 0 drivers.
4. Parts are tested to 3.5 MHz, but guaranteed to operate down to 0 Hz.
2000 Aug 21 34

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always P – PSEN
‘t’ (= time). The other characters, depending on their positions, Q – Output data
indicate the name of a signal or the logical status of that signal. The R – RD signal
designations are: t – Time
A – Address V – Valid
C – Clock W – WR signal
D – Input data X – No longer a valid logic level
H – Logic level high Z – Float
I – Instruction (program memory contents) Examples: tAVLL = Time for address valid to ALE low.
L – Logic level low, or ALE tLLPL = Time for ALE low to PSEN low.
tLHLL
ALE
tAVLL tLLPL
tPLPH
tLLIV
PSEN
tPLIV
tLLAX tPXIZ
tPLAZ
tPXIX
PORT 0 A0–A7 INSTR IN A0–A7
tAVIV
PORT 2 A0–A15 A8–A15
SU00006
Figure 29. External Program Memory Read Cycle
ALE
tWHLH
PSEN
tLLDV
tLLWL tRLRH
RD
tLLAX tRHDZ
tAVLL tRLDV
tRLAZ tRHDX
PORT 0 A0–A7
FROM RI OR DPL DATA IN A0–A7 FROM PCL INSTR IN
tAVWL
tAVDV
PORT 2 P2.0–P2.7 OR A8–A15 FROM DPF A0–A15 FROM PCH
SU00025
Figure 30. External Data Memory Read Cycle
2000 Aug 21 35

ALE
tWHLH
PSEN
tLLWL tWLWH
WR
tLLAX
tAVLL tQVWX tWHQX
tQVWH
PORT 0 A0–A7
FROM RI OR DPL DATA OUT A0–A7 FROM PCL INSTR IN
tAVWL
PORT 2 P2.0–P2.7 OR A8–A15 FROM DPF A0–A15 FROM PCH
SU00026
Figure 31. External Data Memory Write Cycle
INSTRUCTION 0 1 2 3 4 5 6 7 8
ALE
tXLXL
CLOCK
tXHQX
tQVXH
OUTPUT DATA
0 1 2 3 4 5 6 7
WRITE TO SBUF
tXHDX
tXHDV SET TI
INPUT DATA
VALID VALID VALID VALID VALID VALID VALID VALID
CLEAR RI
SET RI
SU00027
Figure 32. Shift Register Mode Timing
VCC–0.5
0.7VCC
0.45V 0.2VCC–0.1
tCHCX
tCHCL tCLCX tCLCH
tCLCL
SU00009
Figure 33. External Clock Drive
2000 Aug 21 36

VCC–0.5
0.2VCC+0.9 VLOAD+0.1V TIMING VOH–0.1V
VLOAD REFERENCE
0.2VCC–0.1 POINTS
VLOAD–0.1V VOL+0.1V
0.45V
NOTE: NOTE:
AC inputs during testing are driven at VCC –0.5 for a logic ‘1’ and 0.45V for a logic ‘0’. For timing purposes, a port is no longer floating when a 100mV change from
Timing measurements are made at VIH min for a logic ‘1’ and VIL max for a logic ‘0’. load voltage occurs, and begins to float when a 100mV change from the loaded
VOH/VOL level occurs. IOH/IOL ≥ ±20mA.
SU00717 SU00718
Figure 34. AC Testing Input/Output Figure 35. Float Waveform
80
70
P89C51RB2/P89C51RC2/P89C51RD2
MAXIMUM ACTIVE ICC
60
50
40
ICC (mA)
TYPICAL ACTIVE ICC

30
20
MAXIMUM IDLE
10
TYPICAL IDLE
2 4 6 8 10 12 14 16 18 20
Frequency at XTAL1 (MHz, 6 clock mode)

SU01403
Figure 36. ICC vs. FREQ

Valid only within frequency specifications of the device under test
2000 Aug 21 37

VCC–0.5
0.2VCC+0.9
0.2VCC–0.1
0.45V
NOTE:
AC inputs during testing are driven at VCC –0.5 for a logic ‘1’ and 0.45V for a logic ‘0’.
Timing measurements are made at VIH min for a logic ‘1’ and VIL max for a logic ‘0’.
SU00010
Figure 37. AC Testing Input/Output
VLOAD+0.1V TIMING VOH–0.1V

VLOAD REFERENCE
POINTS
VLOAD–0.1V VOL+0.1V
NOTE:
For timing purposes, a port is no longer floating when a 100mV change from load voltage occurs,
and begins to float when a 100mV change from the loaded VOH/VOL level occurs. IOH/IOL ≥ ±20mA.
SU00011
Figure 38. Float Waveform
2000 Aug 21 38

VCC VCC–0.5
ICC 0.5V
tCHCX
VCC tCHCL tCLCX tCLCH
VCC VCC
tCLCL
89C51RB2 P0
RST
89C51RC2 SU01297
89C51RD2 EA
(NC) XTAL2 Figure 41. Clock Signal Waveform for ICC Tests in Active
and Idle Modes.
CLOCK SIGNAL XTAL1
tCLCL = tCHCL = 10 ns
VSS
VCC
SU01294 ICC
Figure 39. ICC Test Condition, Active Mode. VCC

All other pins are disconnected RST VCC
EA
P0
89C51RB2
VCC 89C51RC2
89C51RD2
ICC (NC) XTAL2
VCC XTAL1
RST VCC
VSS
EA 89C51RB2 P0
89C51RC2
89C51RD2
SU01296
(NC) XTAL2
Figure 42. ICC Test Condition, Power Down Mode.
CLOCK SIGNAL XTAL1 All other pins are disconnected; VCC = 2V to 5.5V
VSS
SU01295
Figure 40. ICC Test Condition, Idle Mode.

All other pins are disconnected
2000 Aug 21 39

FLASH EPROM MEMORY CAPABILITIES OF THE PHILIPS 89C51

FLASH-BASED MICROCONTROLLERS
GENERAL DESCRIPTION
The P89C51RB2/RC2/RD2 Flash memory augments EPROM Flash organization
functionality with in-circuit electrical erasure and programming. The The P89C51RB2/RC2/RD2 contains 16KB/32KB/64K bytes of Flash
Flash can be read and written as bytes. The Chip Erase operation will program memory. This memory is organized as 5 separate blocks.
erase the entire program memory. The Block Erase function can The first two blocks are 8 kB in size, filling the program memory
erase any Flash block. In-system programming and standard parallel space from address 0 through 3FFF hex. The final three blocks are
programming are both available. On-chip erase and write timing 16 kB in size and occupy addresses from 4000 through FFFF hex.
generation contribute to a user friendly programming interface. Figure 43 depicts the Flash memory configurations.
The P89C51RB2/RC2/RD2 Flash reliably stores memory contents
even after 10,000 erase and program cycles. The cell is designed to
Flash Programming and Erasure
There are three methods of erasing or programming of the Flash
optimize the erase and programming mechanisms. In addition, the
memory that may be used. First, the Flash may be programmed or
combination of advanced tunnel oxide processing and low internal
erased in the end-user application by calling low-level routines
electric fields for erase and programming operations produces
through a common entry point in the Boot ROM. The end-user
reliable cycling. The P89C51RB2/RC2/RD2 uses a +5 V VPP supply
application, though, must be executing code from a different block
to perform the Program/Erase algorithms.
than the block that is being erased or programmed. Second, the
on-chip ISP boot loader may be invoked. This ISP boot loader will, in
turn, call low-level routines through the same common entry point in
FEATURES the Boot ROM that can be used by the end-user application. Third,
• Flash EPROM internal program memory with Block Erase. the Flash may be programmed or erased using the parallel method
• Internal 1 kB fixed boot ROM, containing low-level in-system by using a commercially available EPROM programmer. The parallel
programming method used by these devices is similar to that used
programming routines and a default serial loader. User program
by EPROM 87C51, but it is not identical, and the commercially
can call these routines to perform In-Application Programming
available programmer will need to have support for these devices.
(IAP). The Boot ROM can be turned off to provide access to the
full 64 kB Flash memory. Boot ROM
• Boot vector allows user provided Flash loader code to reside When the microcontroller programs its own Flash memory, all of the
anywhere in the Flash memory space. This configuration provides low level details are handled by code that is permanently contained
flexibility to the user. in a 1 kB Boot ROM that is separate from the Flash memory. A user
program simply calls the common entry point with appropriate
• Default loader in Boot ROM allows programming via the serial port parameters in the Boot ROM to accomplish the desired operation.
without the need for a user provided loader. Boot ROM operations include things like: erase block, program byte,
• Up to 64 kB external program memory if the internal program verify byte, program security lock bit, etc. The Boot ROM overlays
the program memory space at the top of the address space from
memory is disabled (EA = 0).
FC00 to FFFF hex, when it is enabled. The Boot ROM may be
• Programming and erase voltage +5 V (+12 V tolerant). turned off so that the upper 1 kB of Flash program memory are
• Read/Programming/Erase:
accessible for execution.
– Byte-wise read (100 ns access time).

– Byte Programming (20 ms).
– Typical erase times:
Block Erase (8 kB or 16 kB) in 3 seconds.
Full Erase (64 kB) in 3 seconds.
• Parallel programming with 87C51 compatible hardware interface
to programmer.
• In-system programming.
• Programmable security for the code in the Flash.
• 10,000 minimum erase/program cycles for each byte.
• 10-year minimum data retention.
2000 Aug 21 40

FFFF FFFF
BOOT ROM
FC00
BLOCK 4 (1 kB)
16 kB
89C51RD2
C000
BLOCK 3
PROGRAM 16 kB
ADDRESS
8000
BLOCK 2
16 kB
89C51RC2
4000
BLOCK 1
8 kB
89C51RB2 2000
BLOCK 0
8 kB
0000
SU01298
Figure 43. Flash Memory Configurations
Power-On Reset Code Execution Hardware Activation of the Boot Loader

The P89C51RB2/RC2/RD2 contains two special Flash registers: the The boot loader can also be executed by holding PSEN LOW, P2.7
BOOT VECTOR and the STATUS BYTE. At the falling edge of reset, high, EA greater than VIH (such as +5 V), and ALE HIGH (or not
the P89C51RB2/RC2/RD2 examines the contents of the Status connected) at the falling edge of RESET. This is the same effect as
Byte. If the Status Byte is set to zero, power-up execution starts at having a non-zero status byte. This allows an application to be built
location 0000H, which is the normal start address of the user’s that will normally execute the end user’s code but can be manually
application code. When the Status Byte is set to a value other than forced into ISP operation.
zero, the contents of the Boot Vector is used as the high byte of the
If the factory default setting for the Boot Vector (0FCH) is changed, it
execution address and the low byte is set to 00H. The factory
will no longer point to the ISP masked-ROM boot loader code. If this
default setting is 0FCH, corresponds to the address 0FC00H for the
happens, the only way it is possible to change the contents of the
factory masked-ROM ISP boot loader. A custom boot loader can be
Boot Vector is through the parallel programming method, provided
written with the Boot Vector set to the custom boot loader.
that the end user application does not contain a customized loader
NOTE: When erasing the Status Byte or Boot Vector, that provides for erasing and reprogramming of the Boot Vector and
both bytes are erased at the same time. It is necessary Status Byte.
to reprogram the Boot Vector after erasing and
After programming the Flash, the status byte should be programmed
updating the Status Byte.
to zero in order to allow execution of the user’s application code
beginning at address 0000H.
2000 Aug 21 41

VCC
VPP +5 V (+12 V tolerant)
RST
VCC +5 V
TxD TxD
XTAL2 RxD RxD
89C51RB2 VSS
89C51RC2
89C51RD2
XTAL1
P2.7 “1”
VSS
SU01299
Figure 44. In-System Programming with a Minimum of Pins
In-System Programming (ISP) first byte in the record. If there are zero bytes in the record, this field
The In-System Programming (ISP) is performed without removing is often set to 0000. The “RR” string indicates the record type. A
the microcontroller from the system. The In-System Programming record type of “00” is a data record. A record type of “01” indicates
(ISP) facility consists of a series of internal hardware resources the end-of-file mark. In this application, additional record types will
coupled with internal firmware to facilitate remote programming of be added to indicate either commands or data for the ISP facility.
the P89C51RB2/RC2/RD2 through the serial port. This firmware is The maximum number of data bytes in a record is limited to 16
provided by Philips and embedded within each (decimal). ISP commands are summarized in Table 8.
P89C51RB2/RC2/RD2 device. As a record is received by the P89C51RB2/RC2/RD2, the
The Philips In-System Programming (ISP) facility has made in-circuit information in the record is stored internally and a checksum
programming in an embedded application possible with a minimum calculation is performed. The operation indicated by the record type
of additional expense in components and circuit board area. is not performed until the entire record has been received. Should
an error occur in the checksum, the P89C51RB2/RC2/RD2 will send
The ISP function uses five pins: TxD, RxD, VSS, VCC, and VPP (see an “X” out the serial port indicating a checksum error. If the
Figure 44). Only a small connector needs to be available to interface checksum calculation is found to match the checksum in the record,
your application to an external circuit in order to use this feature. then the command will be executed. In most cases, successful
The VPP supply should be adequately decoupled and VPP not reception of the record will be indicated by transmitting a “.”
allowed to exceed datasheet limits. character out the serial port (displaying the contents of the internal
program memory is an exception).
Using the In-System Programming (ISP)
The ISP feature allows for a wide range of baud rates to be used in In the case of a Data Record (record type 00), an additional check is
your application, independent of the oscillator frequency. It is also made. A “.” character will NOT be sent unless the record checksum
adaptable to a wide range of oscillator frequencies. This is matched the calculated checksum and all of the bytes in the record
accomplished by measuring the bit-time of a single bit in a received were successfully programmed. For a data record, an “X” indicates
character. This information is then used to program the baud rate in that the checksum failed to match, and an “R” character indicates
terms of timer counts based on the oscillator frequency. The ISP that one of the bytes did not properly program. It is necessary to
feature requires that an initial character (an uppercase U) be sent to send a type 02 record (specify oscillator frequency) to the
the P89C51RB2/RC2/RD2 to establish the baud rate. The ISP P89C51RB2/RC2/RD2 before programming data.
firmware provides auto-echo of received characters.
The ISP facility was designed to that specific crystal frequencies
Once baud rate initialization has been performed, the ISP firmware were not required in order to generate baud rates or time the
will only accept Intel Hex-type records. Intel Hex records consist of programming pulses. The user thus needs to provide the
ASCII characters used to represent hexadecimal values and are P89C51RB2/RC2/RD2 with information required to generate the
summarized below: proper timing. Record type 02 is provided for this purpose.
:NNAAAARRDD..DDCC<crlf> WinISP, a software utility to implement ISP programming with a PC,
is available from Philips. Commercial serial ISP programmers are
In the Intel Hex record, the “NN” represents the number of data
available from third parties. Please check the Philips web site
bytes in the record. The P89C51RB2/RC2/RD2 will accept up to 16
(www.semiconductors.philips.com) for additional information.
(10H) data bytes. The “AAAA” string represents the address of the
2000 Aug 21 42

Table 8. Intel-Hex Records Used by In-System Programming

RECORD TYPE COMMAND/DATA FUNCTION
00 Program Data
:nnaaaa00dd....ddcc
Where:
Nn = number of bytes (hex) in record
Aaaa = memory address of first byte in record
dd....dd = data bytes
cc = checksum
Example:
:10008000AF5F67F0602703E0322CFA92007780C3FD
01 End of File (EOF), no operation
:xxxxxx01cc
Where:
xxxxxx = required field, but value is a “don’t care”
cc = checksum
Example:
:00000001FF
02 Specify Oscillator Frequency
:01xxxx02ddcc
Where:
xxxx = required field, but value is a “don’t care”
dd = integer oscillator frequency rounded down to nearest MHz
cc = checksum
Example:
:0100000210ED (dd = 10h = 16, used for 16.0–16.9 MHz)
2000 Aug 21 43


03 Miscellaneous Write Functions
:nnxxxx03ffssddcc
Where:
nn = number of bytes (hex) in record
03 = Write Function
ff = subfunction code
ss = selection code
dd = data input (as needed)
cc = checksum
Subfunction Code = 01 (Erase Blocks)
ff = 01
ss = block code as shown below:
block 0, 0k to 8k, 00H
block 4, 48k to 64k, C0H
Example:
:0200000301C03A erase block 4
Subfunction Code = 04 (Erase Boot Vector and Status Byte)
ff = 04
ss = don’t care
Example:
:020000030400F7 erase boot vector and status byte
Subfunction Code = 05 (Program Security Bits)
ff = 05
ss = 00 program security bit 1 (inhibit writing to Flash)
01 program security bit 2 (inhibit Flash verify)
02 program security bit 3 (disable external memory)
Example:
:020000030501F5 program security bit 2
Subfunction Code = 06 (Program Status Byte or Boot Vector)
ff = 06
ss = 00 program status byte
01 program boot vector
Example:
:030000030601FCF7 program boot vector with 0FCH
Subfunction Code = 07 (Full Chip Erase)
Erases all blocks, security bits, and sets status and boot vector to default values
ff = 07
ss = don’t care
dd = don’t care
Example:
:0100000307F5 full chip erase
04 Display Device Data or Blank Check – Record type 04 causes the contents of the entire Flash array to be sent out
the serial port in a formatted display. This display consists of an address and the contents of 16 bytes starting with that
address. No display of the device contents will occur if security bit 2 has been programmed. Data to the serial port is
initiated by the reception of any character and terminated by the reception of any character.
General Format of Function 04
:05xxxx04sssseeeeffcc
Where:
05 = number of bytes (hex) in record
04 = “Display Device Data or Blank Check” function code
ssss = starting address
eeee = ending address
ff = subfunction
00 = display data
01 = blank check
cc = checksum
Example:
:0500000440004FFF0069 display 4000–4FFF
2000 Aug 21 44


05 Miscellaneous Read Functions
:02xxxx05ffsscc
Where:
05 = “Miscellaneous Read” function code
ffss = subfunction and selection code
0000 = read signature byte – manufacturer id (15H)
0001 = read signature byte – device id # 1 (C2H)
0002 = read signature byte – device id # 2
0700 = read security bits

0701 = read status byte
0702 = read boot vector
cc = checksum
Example:
:020000050001F8 read signature byte – device id # 1
06 Direct Load of Baud Rate
:02xxxx06hhllcc
Where:
06 = ”Direct Load of Baud Rate” function code
hh = high byte of Timer 2
ll = low byte of Timer 2
cc = checksum
Example:
:02000006F500F3
2000 Aug 21 45

In Application Programming Method Using the Watchdog Timer (WDT)

Several In Application Programming (IAP) calls are available for use by The 89C51Rx2 devices support the use of the WDT in IAP. The user
an application program to permit selective erasing and programming of specifies that the WDT is to be fed by setting the most significant bit
Flash sectors. All calls are made through a common interface, of the function parameter passed in R1 prior to calling PGM_MTP.
PGM_MTP. The programming functions are selected by setting up The WDT function is only supported for Block Erase when using
the microcontroller’s registers before making a call to PGM_MTP at Quick Block Erase. The Quick Block Erase is specified by
FFF0H. The oscillator frequency is an integer number rounded down performing a Block Erase with register R0 = 0. Requesting a WDT
to the nearest megahertz. For example, set R0 to 11 for 11.0592 MHz. feed during IAP should only be performed in applications that use
Results are returned in the registers. The IAP calls are shown in the WDT since the process of feeding the WDT will start the WDT if
Table 9. the WDT was not running.
Table 9. IAP calls

IAP CALL PARAMETER
PROGRAM DATA BYTE Input Parameters:
R0 = osc freq (integer)
R1 = 02h
R1 = 82h (WDT feed)
DPTR = address of byte to program
ACC = byte to program
Return Parameter
ACC = 00 if pass, !00 if fail
ERASE BLOCK Input Parameters:
R0 = 0 (Quick Erase)
R1 = 01h
R1 = 81h (WDT feed)
DPH = block code as shown below:
block 4, 48k to 64k, C0H
DPL = 00h
Return Parameter
none
ERASE BOOT VECTOR Input Parameters:
R1 = 04h
R1 = 84h (WDT feed)
DPH = 00h
DPL = don’t care
Return Parameter
none
PROGRAM SECURITY BIT Input Parameters:
R1 = 05h
R1 = 85h (WDT feed)
DPH = 00h
DPL = 00h – security bit # 1 (inhibit writing to Flash)
01h – security bit # 2 (inhibit Flash verify)
02h – security bit # 3 (disable external memory)
Return Parameter
none
PROGRAM STATUS BYTE Input Parameters:
R1 = 06h
R1 = 86h (WDT feed)
DPH = 00h
DPL = 00h – program status byte
ACC = status byte
Return Parameter
ACC = status byte
2000 Aug 21 46

IAP CALL PARAMETER

PROGRAM BOOT VECTOR Input Parameters:
R1 = 06h
R1 = 86h (WDT feed)
DPH = 00h
DPL = 01h – program boot vector
ACC = boot vector
Return Parameter
ACC = boot vector
READ DEVICE DATA Input Parameters:
R1 = 03h
R1 = 83h (WDT feed)
DPTR = address of byte to read
Return Parameter
ACC = value of byte read
READ MANUFACTURER ID Input Parameters:
R1 = 00h
R1 = 80h (WDT feed)
DPH = 00h
DPL = 00h (manufacturer ID)
Return Parameter
READ DEVICE ID # 1 Input Parameters:
R1 = 00h
R1 = 80h (WDT feed)
DPH = 00h
DPL = 01h (device ID # 1)
Return Parameter
READ DEVICE ID # 2 Input Parameters:
R1 = 00h
R1 = 80h (WDT feed)
DPH = 00h
DPL = 02h (device ID # 2)
Return Parameter
READ SECURITY BITS Input Parameters:
R1 = 07h
R1 = 87h (WDT feed)
DPH = 00h
DPL = 00h (security bits)
Return Parameter
READ STATUS BYTE Input Parameters:
R1 = 07h
R1 = 87h (WDT feed)
DPH = 00h
DPL = 01h (status byte)
Return Parameter
READ BOOT VECTOR Input Parameters:
R1 = 07h
R1 = 87h (WDT feed)
DPH = 00h
DPL = 02h (boot vector)
Return Parameter
2000 Aug 21 47

Security
The security feature protects against software piracy and prevents the contents of the Flash from being read. The Security Lock bits are located
in Flash. The P89C51RB2/RC2/RD2 has three programmable security lock bits that will provide different levels of protection for the on-chip
code and data (see Table 10).
Table 10.
SECURITY LOCK BITS1
PROTECTION DESCRIPTION
LEVEL LB1 LB2 LB3
1 0 0 0 MOVC instructions executed from external program memory are disabled from fetching code
bytes from internal memory.
2 1 0 0 Block erase is disabled. Erase or programming of the status byte or boot vector is disabled.
3 1 1 0 Verify of code memory is disabled.
4 1 1 1 External execution is disabled.
NOTE:
1. Security bits are independent of each other. Full-chip erase may be performed regardless of the state of the security bits.
2. Any other combination of lock bits is undefined.
3. Setting LBx doesn’t prevent programming of unprogrammed bits.
2000 Aug 21 48

DIP40: plastic dual in-line package; 40 leads (600 mil) SOT129-1
2000 Aug 21 49

PLCC44: plastic leaded chip carrier; 44 leads SOT187-2
2000 Aug 21 50

LQFP44: plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm SOT389-1
2000 Aug 21 51

Data sheet status

Data sheet Product Definition [1]
status status
Objective Development This data sheet contains the design target or goal specifications for product development.
specification Specification may change in any manner without notice.
Preliminary Qualification This data sheet contains preliminary data, and supplementary data will be published at a later date.
specification Philips Semiconductors reserves the right to make changes at any time without notice in order to
improve design and supply the best possible product.
Product Production This data sheet contains final specifications. Philips Semiconductors reserves the right to make
specification changes at any time without notice in order to improve design and supply the best possible product.
[1] Please consult the most recently issued datasheet before initiating or completing a design.
Definitions
Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or
at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended
periods may affect device reliability.
Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips
Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or
modification.
Disclaimers
Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications
do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard
cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless
otherwise specified.
Philips Semiconductors  Copyright Philips Electronics North America Corporation 2000

811 East Arques Avenue All rights reserved. Printed in U.S.A.
P.O. Box 3409
Sunnyvale, California 94088–3409 Date of release: 08-00
Telephone 800-234-7381
Document order number: 9397 750 07441

2000 Aug 21 52

Philips P89C51RD2 6

Uploaded by

Copyright:

Available Formats

Philips P89C51RD2 6

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Philips P89C51RD2 6

Uploaded by

Copyright:

Available Formats

INTEGRATED CIRCUITS

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

ALE TIMING DPTR’S

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

LOGIC SYMBOL Plastic Leaded Chip Carrier

2 P1.0/T2 17 P3.5/T1 32 PSEN

5 P1.3/CEX0 20 XTAL2 35 EA/VPP

INT1 6 P1.4/CEX1 21 XTAL1 36 P0.7/AD7

PINNING * NO INTERNAL CONNECTION SU00023

Plastic Dual In-Line Package

RxD/P3.0 10 DUAL 31 EA/VPP Pin Function Pin Function Pin Function

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

Table 1. Special Function Registers

DPTR: Data Pointer (2 bytes)

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

Table 1. Special Function Registers (Continued)

SADDR# Slave Address A9H 00H

SBUF Serial Data Buffer 99H xxxxxxxxB

OSCILLATOR CHARACTERISTICS RESET

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

LOW POWER MODES

Table 2. External Pin Status During Idle and Power-Down Mode

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

TF2 EXF2 RCLK TCLK EXEN2 TR2 C/T2 CP/RL2

Symbol Position Name and Significance

Figure 1. Timer/Counter 2 (T2CON) Control Register

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

Table 3. Timer 2 Operating Modes

T2EX Pin EXF2

* n = 6 in 6 clock mode, or 12 in 12 clock mode.

Figure 2. Timer 2 in Capture Mode

T2MOD Address = 0C9H Reset Value = XXXX XX00B

Not Bit Addressable

— Not implemented, reserved for future use.*

Figure 3. Timer 2 Mode (T2MOD) Control Register

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

* n = 6 in 6 clock mode, or 12 in 12 clock mode.

Figure 4. Timer 2 in Auto-Reload Mode (DCEN = 0)

(DOWN COUNTING RELOAD VALUE)

(UP COUNTING RELOAD VALUE) T2EX PIN

* n = 6 in 6 clock mode, or 12 in 12 clock mode. SU01254

Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

T2EX Pin EXF2 Timer 2

Note availability of additional external interrupt.

Figure 6. Timer 2 in Baud Rate Generator Mode

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

Summary of Baud Rate Equations RCAP2H, RCAP2L + 65536 * ǒ n*

Table 5. Timer 2 as a Timer

Table 6. Timer 2 as a Counter

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

Enhanced UART Slave 1 SADDR = 1100 0000

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/

SCON Address = 98H Reset Value = 0000 0000B

Figure 7. SCON: Serial Port Control Register

80C51 8-bit Flash microcontroller family P89C51RB2/P89C51RC2/