ECE2007 Digital Design
ECE2007 Digital Design
ECE2007 Digital Design
Dr. MANIKANDAN
Department of ECE, School of Engineering,
Presidency University, Bengaluru
27-10-2023 1
MODULE – 1
Boolean function simplification
27-10-2023 2
What is DIGITAL DESIGN (DD)?
Digital means - 0, 1
Logic means - Ideas
Design means – Process or Method or
Procedure
How to define DD now?
Digital Design is the process of combining
ideas using 0’s and 1’s for a particular
application.
27-10-2023 3
Number Systems
Decimal System (10 values)
Values are 0,1,2,3,4,5,6,7,8,9
Binary System (2 values)
Values are 0,1
Octal System (8 values)
Values are 0,1,2,3,4,5,6,7
Hexadecimal System
Values are 0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F
27-10-2023 4
REPRESENTATION IN DIFFERENT NUMBER SYSTEMS
27-10-2023 5
DECIMAL NUMBER
Eg:1. 7654
7X103 + 6X102 + 5X101 + 4X100
(7654)10
Eg:2. (.327)10
3X10-1 + 2X10-2 + 7X10-3
27-10-2023 6
BINARY SYSTEM
BI – Two Values 0 and 1
Eg:1. (101)2
1X22 + 0X21 + 1X20
1X4 + 0X2 + 1X1 = 4+0+1 = (5)10
Eg:2. (.011)2
• 0X2-1 + 1X2-2 + 1X2-3
0X0.5 + 1X0.25 + 1X0.125
0+0.25+0.125 = 0.375 = (.375)10
27-10-2023 7
LINKS FOR NUMBER CONVERSIONS
Number System Conversions
https://www.youtube.com/watch?v=aW3qCcH6
Dao
https://www.youtube.com/watch?v=kAnBaQoJk
po
27-10-2023 8
Boolean Algebra (BA)
• Invented by George Boole
• BA is a system for combining two-valued
decision states and arriving at a two-valued
outcome.
• Initially used in Electrical Switching which lead
to Telephone Networks and then in digital
circuits.
• For Binary System, BA was suitable.
27-10-2023 9
Terminologies in LOGIC GATES
TRUE, FALSE
Gates
Logic Symbols
Boolean Expression
Truth Table
Logic Diagram
Complement
IC Numbers
27-10-2023 10
Logic Gates
27-10-2023 11
LOGIC GATES EXPLAINED
27-10-2023 12
LOGIC GATES EXPLAINED
27-10-2023 13
BOOLEAN FUNCTIONS (OR) SWITCHING
FUNCTIONS
F1 = X + Y’Z
F2 = X’Y’Z + X’YZ + XY’
27-10-2023 14
DERIVING LOGIC DIAGRAM FROM BOOLEAN FUNCTIONS
F1 = X + Y’Z
27-10-2023 15
DERIVING LOGIC DIAGRAM FROM BOOLEAN FUNCTIONS
27-10-2023 16
DERIVING TRUTH TABLE FROM
BOOLEAN FUNCTIONS
27-10-2023 17
PRACTISES
27-10-2023 18
PRACTISES
27-10-2023 19
BINARY CODES
27-10-2023 20
GRAY CODE
27-10-2023 21
FORMS IN BOOLEAN FUNCTIONS
TWO FORMS OF BOOLEAN FUNCTIONS
CANONICAL FORM
STANDARD FORM
LITERALS
27-10-2023 22
CANONICAL FORM
MIN TERMS MAX TERMS
AND GATE IS USED OR GATE IS USED
REPRESENTED BY “m” REPRESENTED BY “M”
SYMBOL IS “” SYMBOL IS “π”
‘0’ AS PRIMED ‘0’ AS UNPRIMED
(COMPLEMENT) (DIRECT)
‘1’ AS UNPRIMED ‘1’ AS PRIMED
(DIRECT ) (COMPLEMENT )
CONSIDER ‘1’ IN OUTPUT CONSIDER ‘0’ IN OUTPUT
TO FORM SUM OF TO FORM PRODUCT OF
MINTERMS MAXTERMS
27-10-2023 23
CANONICAL FORM FOR 3 VARIABLES
27-10-2023 24
EXAMPLE REVISITED IN CANONICAL FORM
27-10-2023 25
EXAMPLE REVISITED IN CANONICAL
FORM
27-10-2023 26
STANDARD FORMS
27-10-2023 27
BOOLEAN POSTULATES & THEOREMS
27-10-2023 28
DEMORGAN’S THEOREM
27-10-2023 29
K-MAP
What Is Karnaugh Map ?
Why We Need K-map?
What Is Minimization In Digital Circuits?
What Are The Benefits Of Minimization In
Digital Circuits?
How to start with K-Map?
https://www.youtube.com/watch?v=3vkMgTmieZI
27-10-2023 30
TWO VARIABLE K-MAP
27-10-2023 31
THREE VARIABLE K-MAP
https://www.youtube.com/watch?v=vEMxaiPcXss
27-10-2023 32
EXAMPLES FOR 3-VARIABLE K-MAP
• F(x,y,z) = (3,4,6,7)
• F(x,y,z) = (2,3,4,5)
• F(x,y,z) = (0,2,4,5,6)
27-10-2023 33
EXAMPLES FOR 3-VARIABLE K-MAP
27-10-2023 34
MORE EXAMPLES-3-VARIABLE K-MAP
27-10-2023 35
4-VARIABLE K-MAP
27-10-2023 36
EXAMPLES FOR 4-VARIABLE K-MAP
• F(w,x,y,z) = (0,1,2,4,5,6,8,9,12,13,14)
• F = A’B’C’ + B’CD’ + A’BCD’ + AB’C’
https://www.youtube.com/watch?v=9A7UP7vhs9Y
27-10-2023 37
EXAMPLES FOR 4-VARIABLE K-MAP
27-10-2023 38
EXAMPLES FOR 4-VARIABLE K-MAP
27-10-2023 39
DON’T CARE CONDITIONS IN K-MAP
DON’T CARE is not bothered
In digital, Don’t Care can act as either 0 or 1 as
per designer’s requirement.
In K-Map, “X” used for don’t care conditions
27-10-2023 41
5 –VARIABLE K-MAP
27-10-2023 42
5 –VARIABLE K-MAP
27-10-2023 43
EXAMPLES FOR 5 –VARIABLE K-MAP
F=(0,2,4,7,8,10,12,16,18,20,23,24,25,26,27,28)
27-10-2023 44
PRIME IMPLICANTS & ESSENTIAL
PRIME IMPLICANTS
A prime implicant is a product term obtained
by combining the maximum possible number
of adjacent squares in the map.
The prime implicant is essential if it is the only
prime implicant that covers the minterm.
27-10-2023 46
ODD FUNCTION AND EVEN FUNCTION
IN K-MAPS
27-10-2023 47
NAND IMPLEMENTATION
27-10-2023 48
NOR IMPLEMENTATION
27-10-2023 49
MODULE – 2
Combinational Logic circuits
27-10-2023 50
COMBINATIONAL CIRCUITS
27-10-2023 51
DESIGN PROCEDURE FOR
COMBINATIONAL CIRCUITS
1. Read the design description properly and
understand precisely.
2. Identify the number of inputs, outputs and
resolution( number of bits in design).
3. Label the necessary inputs and outputs
4. Frame the truth table accordingly.
5. From the truth table, derive the Boolean
Function using the K-Map.
6. Realize the obtained Boolean Function as
“LOGIC DIAGRAM”
27-10-2023 52
ADDERS AND SUBTRACTORS
Adders are classified as follows
Half Adder – Two Single Bit Addition
Full Adder – Three Single Bit Addition
4 Bit Adder – Two Four Bit Addition
BCD Adder – Decimal Addition
Half Subtractor – Two Single Bit Subtraction
Full Subtractor – Three Single Bit Subtraction
4 bit Subtractor –Two Four Bit Subtraction
Universal 4 Bit Adder & Subtractor
27-10-2023 53
HALF ADDER
Truth Table Boolean Function
Logic Diagram
27-10-2023 54
FULL ADDER
27-10-2023 55
FULL ADDER
27-10-2023 56
FULL ADDER USING TWO HALF ADDERS
27-10-2023 57
4 BIT ADDER
27-10-2023 58
HALF SUBTRACTOR
Truth Table Boolean Function
Logic Diagram
27-10-2023 59
FULL SUBTRACTOR
27-10-2023 60
FULL SUBTRACTOR-LOGIC DIAGRAM
27-10-2023 61
A majority gate in a digital circuit whose output is equal to 1 if the majority
of inputs are 1’s.the output is 0 otherwise. Using a truth table, find the
Boolean function implemented by a 3-input majority gate. Simplify the
function and implement with the gates.
27-10-2023 62
4 BIT MAGNITUDE COMPARATOR
DESIGN
Equality Check
27-10-2023 63
Source: https://www.youtube.com/watch?v=WSJwKRBWax0
27-10-2023 64
27-10-2023 65
27-10-2023 66
4 BIT MAGNITUDE COMPARATOR
27-10-2023 67
8:1 MULTIPLEXER-Symbol & TT
27-10-2023 68
8:1 MULTIPLEXER- Logic Diagram
27-10-2023 69
DEMULTIPLEXER-SYMBOL
27-10-2023 70
27-10-2023 71
1:4 DeMUX
27-10-2023 72
1:8 DEMULTIPLEXER-Logic Diagram
27-10-2023 73
1:8 DEMULTIPLEXER-Logic Diagram
27-10-2023 74
3 : 8 DECODER
27-10-2023 75
3 : 8 DECODER – Logic Diagram
27-10-2023 76
8:3 ENCODER-Symbol & TT
27-10-2023 77
8:3 ENCODER-Logic Diagram
27-10-2023 78
4:2 PRIORITY ENCODER
27-10-2023 79
4:2 PRIORITY ENCODER
27-10-2023 80