PLL and Mixer

Kammavari sangham
K.S.INSTITUTE OF TECHNOLOGY
(Approved by A.I.C.T.E affiliated to VTU Belgaum)
#14, Raghuvanahalli, kanakapura main road, Bangalore-560109
Department of Electronics &

Communication Engg.
Name of the Lab: LIC’s & COMMUNICATION LAB
Course Code: 17ECL48
KSIT, ECE DEPT. LIC & COM LAB 1

K. S. INSTITUTE OF TECHNOLOGY
VISION
“To impart quality technical education with ethical values, employable skills and research to
achieve excellence”.
MISSION
 To attract and retain highly qualified, experienced & committed faculty.
 To create relevant infrastructure.
 Network with industry & premier institutions to encourage emergence of new ideas by
providing research & development facilities to strive for academic excellence.
 To inculcate the professional & ethical values among young students with employable
skills & knowledge acquired to transform the society.

K.S. INSTITUTE OF TECHNOLOGY
DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING
VISION :
“To achieve excellence in academics and research in Electronics & Communication
Engineering to meet societal need”.
MISSION:
 To impart quality technical education with the relevant technologies to produce industry
ready engineers with ethical values.
 To enrich experiential learning through active involvement in professional clubs &
societies.
 To promote industry-institute collaborations for research & development.

K.S. INSTITUTE OF TECHNOLOGY
DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING
PROGRAM EDUCATIONAL OBJECTIVES (PEO’S)
PEO1 : Excel in professional career by acquiring domain knowledge.
PEO2 : Motivation to pursue higher Education & research by adopting technological innovations
by continuous learning through professional bodies and clubs.
PEO3 : To inculcate effective communication skills, team work, ethics and leadership qualities.
PROGRAM SPECIFIC OUTCOMES (PSO’S)
PSO1: Graduate should be able to understand the fundamentals in the field of Electronics &
Communication and apply the same to various areas like Signal processing, embedded
systems, Communication & Semiconductor technology.
PSO2: Graduate will demonstrate the ability to design, develop solutions for Problems in
Electronics & Communication Engineering using hardware and software tools with social concerns.

K S INSTITUTE OF TECHNOLOGY
PROGRAM OUTCOMES (PO’S)
Engineering Graduates will be able to:
PO1: Engineering knowledge: Apply the knowledge of mathematics, science, engineering

fundamentals, and an engineering specialization to the solution of complex engineering
problems.
PO2: Problem analysis: Identify, formulate, review research literature, and analyze complex
engineering problems reaching substantiated conclusions using first principles of
mathematics, natural sciences, and engineering sciences.
PO3: Design/development of solutions: Design solutions for complex engineering problems and
design system components or processes that meet the specified needs with appropriate
consideration for the public health and safety, and the cultural, societal, and environmental
considerations.
PO4: Conduct investigations of complex problems: Use research-based knowledge and research
methods including design of experiments, analysis and interpretation of data, and synthesis of
the information to provide valid conclusions.
PO5: Modern tool usage: Create, select, and apply appropriate techniques, resources, and modern
engineering and IT tools including prediction and modeling to complex engineering activities
with an understanding of the limitations.
PO6: The engineer and society: Apply reasoning informed by the contextual knowledge to assess
societal, health, safety, legal and cultural issues and the consequent responsibilities relevant
to the professional engineering practice.
PO7: Environment and sustainability: Understand the impact of the professional engineering
solutions in societal and environmental contexts, and demonstrate the knowledge of, and
need for sustainable development.
PO8: Ethics: Apply ethical principles and commit to professional ethics and responsibilities and
norms of the engineering practice.
PO9: Individual and team work: Function effectively as an individual, and as a member or leader
in diverse teams, and in multidisciplinary settings.
PO10: Communication: Communicate effectively on complex engineering activities with the

engineering community and with society at large, such as, being able to comprehend and
write effective reports and design documentation, make effective presentations, and give and
receive clear instructions.

PO11: Project management and finance: Demonstrate knowledge and understanding of the
engineering and management principles and apply these to one’s own work, as a member and
leader in a team, to manage projects and in multidisciplinary environments.
PO12: Life-long learning: Recognize the need for, and have the preparation and ability to engage
in independent and life-long learning in the broadest context of technological change

LINEAR ICS AND COMMUNICATION LAB
SEMESTER – IV (EC/TC)
[As per Choice Based Credit System (CBCS) Scheme]
Laboratory Code 17ECL48 CIE Marks 40
Number of Lecture 01Hr Tutorial (Instructions) SEE Marks 60
Hours/Week + 02 Hours Laboratory
RBT Level L1, L2, L3 Exam Hours 03

CREDITS – 02
Course objectives: This laboratory course enables students to:
Design, Demonstrate and Analyze instrumentation amplifier, filters, DAC, adder, differentiator
and integrator circuits, using op-amp.
Design, Demonstrate and Analyze multivibrators and oscillator circuits using Op-amp
Design, Demonstrate and Analyze analog systems for AM, FM and Mixer operations.
Design, Demonstrate and Analyze balance modulation and frequency synthesis. Demonstrate and
Analyze pulse sampling and flat top sampling.
Laboratory Experiments:
1. Design an instrumentation amplifier of a differential mode gain of ‗A‘ using three amplifiers.
2. Design of RC Phase shift and Wien‘s bridge oscillators using Op-amp.

3. Design active second order Butterworth low pass and high pass filters.
4. Design 4 bit R – 2R Op-Amp Digital to Analog Converter (i) using 4 bit binary input from toggle
switches and (ii) by generating digital inputs using mod-16 counter.
5. Design Adder, Integrator and Differentiator using Op-Amp.
6. Design of Monostable and Astable Multivibrator using 555 Timer.
7. Demonstrate Pulse sampling, flat top sampling and reconstruction.
8. Amplitude modulation using transistor/FET (Generation and detection).
9. Frequency modulation using IC 8038/2206 and demodulation.
10. Design BJT/FET Mixer.

11. DSBSC generation using Balance Modulator IC 1496/1596.
12. Frequency synthesis using PLL.

Course Outcomes:
This laboratory course enables students to:
Illustrate the pulse and flat top sampling techniques using basic circuits.
Demonstrate addition and integration using linear ICs, and 555 timer operations to
generate signals/pulses.
Demonstrate AM and FM operations and frequency synthesis.
Design and illustrate the operation of instrumentation amplifier, LPF, HPF, DAC and
oscillators using linear IC.
Conduct of Practical Examination:

All laboratory experiments are to be included for practical examination.
Students are allowed to pick one experiment from the lot.
Change of experiment is allowed only once and Marks allotted to the procedure
part to be made zero.

K. S. INSTITUTE OF TECHNOLOGY
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
Course
Course: Linear ICs and Communication Lab
code 17ECL48
17ECL48.1 To analyze Linear IC applications of DAC, adder, differentiator, and
integrator using 741 IC.
17ECL48.2 Test for illustrating the pulse and flat top sampling techniques and to
generate pulses using 555 IC.
17ECL48.3 Compare the frequency of oscillation to satisfy with theoretical frequency

of Oscillators.
17ECL48.4 Determine the gain and frequency response characteristics of

instrumentation amplifier, LPF and HPF using 741 IC.
17ECL48.5 To evaluate the percentage of modulation for AM and FM

Techniques.
COURSE NAME- Linear ICs and Communication Lab -17ECL48

CO PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 PO11 PO12
17ECL48.1 3 3 _ 2 1 _ _ _ 1 1 _ 1
17ECL48.2 3 3 _ 2 1 _ _ _ 1 1 _ 1
17ECL48.3 3 3 _ 2 1 _ _ _ 1 1 _ 1
17ECL48.4 3 3 _ 2 1 _ _ _ 1 1 _ 1
17ECL48.5 3 3 _ 2 1 _ _ _ 1 1 _ 1
17ECL48 3 3 _ 2 1 _ _ _ 1 1 _ 1
CO – PSO Mapping
CO PSO1 PSO2
17ECL48.1 3 2
17ECL48.2 3 2
17ECL48.3 3 2
17ECL48.4 3 2
17ECL48.5 3 2
17ECL48 3 2

CONTENTS
Sl.
Experiment Page no.
No.
Cycle - 1
RC Phase shift Oscillator and Wein’s Bridge Oscillator
1. 11-15
Active low-pass and High-pass filters [II order]
2. 16-23
Digital to Analog converter
3. 24-29
Adder , Integrator and Differentiator
4. 30-37
Cycle-2
Astable & Monostable Multivibrators
5. 38-43
Generation and detection of Pulse sampling (PAM) and Flat top
6. sampling 44-49
Generation and detection of AM (collector modulation)

7. 50-53
BJT mixer UP/Down Conversion
8. 54-56
Cycle - 3
Instrumentation Amplifier
9. 57-59
FM modulation and demodulation
10. 60-63
Frequency synthesis using PLL
11. 64-66
Balanced modulator using IC 1496
12. 67-70

EXPERIMENT: 1
RC PHASE SHIFT OSCILLATOR AND WEIN BRIDGE OSCILLATOR
AIM: To design a RC Phase Shift and Wein bridge oscillators using Op-amp for a given
oscillating frequency.
a) RC PHASE SHIFT OSCILLATOR
COMPONENTS REQUIRED:
SL. COMPONENTS QUANTITY

NO.
1. Regulated Power supply ±15V 1
2. CRO 1
3. IC741 1
4. Resistors:
6.8 k 3
220k 1
3300pF 3
5. Bread Board, Connecting Wires 1set
THEORY:
RC phase shift oscillator is a sinusoidal oscillator used to produce sustained well shaped sine
wave oscillations. It is used for different applications such as local oscillator for synchronous
receivers, musical instruments, study purposes etc. The main part of an RC phase shift oscillator
is an op amp inverting amplifier with its output fed back into its input using a regenerative
feedback RC filter network, hence the name RC phase shift oscillator.
By varying the capacitor, the frequency of oscillations can be varied. The feedback RC network
has a phase shift of 60 degrees each, hence total phase shift provided by the three RC network is
180 degrees. The op amp is connected as inverting amplifier hence the total phase shift around
the loop will be 360 degrees.
DESIGN:
Let the oscillating frequency of RC phase shift oscillator f0=2895 Hz
I1>> IBMAX
IBMAX= 500nA (741)

I1 = 50 µA
V0 = ±(VCC-1)≈±(15-1) =±14V
R2 = = 280KΩ (220KΩ Standard value to be used)
Ω
=7.6 KΩ ( 6.8KΩ Standard value to be used)
Select R = R1 = 6.8 KΩ
√ √
= 3.3 x 10-9F =3300 pF .(Standard value)
PROCEDURE:
1. Rig up the circuit as shown in circuit diagram.
2. Apply the +15V and -15V voltages to the IC741.
3. Observe the output waveform at pin no. 6 .
4. Note down the frequency and amplitude of the output waveform and compare it with
theoretical value.

Observations
Output Voltage Vo=______ at fo=________
b) WEIN BRIDGE OSCILLATOR
COMPONENTS REQUIREMENT:

NO.
2. CRO 1
3. IC741 1
4. Resistors:
0.01µF 2
1K 3
10k Pot 1
THEORY:
Because of its simplicity & stability, one of the most commonly used audio frequency oscillators
is the Wein bridge. Figure shows the Wein bridge oscillator in which the Wein bridge circuit is
connected between the amplifiers input terminal & the output terminal. The bridge has a series
RC network in one arm & a parallel RC network in the adjoining arm. In the remaining two arms
of the bridge, resistors R1&Rfare connected as shown in figure.
The phase angle criterion for oscillation is that the total phase shift around the circuit must be 0o.
This condition occurs only when the bridge is balanced, that is, at resonance. The frequency of
oscillation f0 is exactly the resonant frequency of the balanced Wein Bridge & is given by

DESIGN:
Let the frequency of Wein’s bridge oscillator =15 KHz
Select
C1= C2 =C =0.01µF
= 1.06KΩ (1kΩ Standard value to be used)
R1 = R2 =R= 1KΩ
Let R4 = 1 KΩ
AV= 3, R3= 2R4 = 2 X 1KΩ=2KΩ
Use 10KΩ potentiometer

PROCEDURE:
2. Apply the +15V and -15V voltages to the IC741.
3. Observe the output waveform at pin no. 6 on CRO.
4. Note down the frequency and amplitude of the output and compare it with theoretical
value.
Observation
Output Voltage Vo=______ at fo=________
RESULT :
RC Phase Shift Oscillator (Theoretical) (Practical)

Frequency f0= 2895 Hz Frequency f0=
Wein Bridge Oscillator (Theoretical) Practical)
Frequency f0=15 KHz Frequency f0=

EXPERIMENT: 2
ACTIVE LOW-PASS AND HIGH-PASS FILTERS [II ORDER]
AIM: To design and conduct an experiment on active second order Butterworth low pass filter
and High pass filter for a given cut-off frequency and to plot the frequency response .
a) SECOND ORDER ACTIVE LOW-PASS FILTER

NO.
2. Function Generator 1
3. CRO 1
4. IC741 1
5. Resistors:
68K 2
150K 1
3300pF 1
1600pF 1
THEORY:
A filter is a circuit that is designed to pass a specified band of Frequencies while attenuating all
signals outside this band. Filter network may be either active or passive.
Passive filter networks contain only resistors, inductors and capacitors.
Active filter networks contain transistors or op-amps plus resistors & capacitors.
There are four types of filters
 Low pass filters
 High pass filters
 Band pass filters
 Band stop filters
LOW PASS FILTER:

A low-pass filter is a circuit that has a constant output voltage from dc up to a cutoff frequency
fc. As the frequency increases above fc, the output voltage is attenuated (decreases).
Figure shows a first order low-pass Butterworth filter that uses an RC network for filtering. And
the op-amp is used in the non-inverting configuration; hence it does not load down the RC
network. Resistors R1& RF determine the gain of the filter.

I already said the low-pass filter has a constant gain AF from 0 Hz to the high cutoff frequency fc.
At fc the gain is 0.707 AF and after fc it decreases at a constant rate with an increase in
frequency. That is, When the frequency is increased tenfold (one decade), the voltage gain is
divide by 10.In other words, the gain decreases 20dB(=20 log 10) each time the frequency is
increased by 10.Hence the rate at which the gain rolls off after fc is 20dB/decade by 10.Where
octave signifies a two fold increase in frequency. The frequency f=fc is called the cut off
frequency because the gain of the filter at this frequency is done by 3 dB (=20 log 0.707) from 0
Hz.other equivalent terms for cut off frequency are-3dB frequency, break frequency, or corner
frequency.
DESIGN:
Second order Butterworth low pass filter for a given cut-off frequency of 1KHz.
Design:
R1 + R2 = =
=140 KΩ
R1 = R2= 70KΩ (use 68 KΩ standard value)
R3= R1 + R2=136KΩ (use 150kΩ standard value)
XC1= √ 2 R2 at fC
C1 = =
√ √
C1 =1655 pF(use 1600 pF standard value)
C2 =2C1 = 2 x 1600 pF =3200 pF (use 3300 pF standard value)
PROCEDURE:
2. Initially keep the Input voltage Vin= 5V constant at a frequency of 1KHz and observe the
waveform.
3. Keeping the input voltage constant at 5V, vary the frequency of the signal generator in
steps of 100Hz and note down the corresponding output voltage on CRO.
4. Plot the graph using semi log sheet taking frequencies along x-axis and gain in dB along
y-axis.
5. Find the practical value of fc from the graph.
6. Compare theoretical and practical values.

TABULATION:
Input Voltage Vi=5 V constant
Frequency Hz O/P Voltage Vo Gain=Vo/Vi Gain in dB=20log10(Vo/Vi)
100
200
300
400
500
600
700
800
900
1k
2k
3k
4k
5k
10k
Observation
Vo=_______ at fc= _______
Low pass filter Cut off frequency fc= Cut off frequency fc=
(Theoretical) (Practical)
RESULT:
The maximum o/p voltage is _______
Thus , characteristics of low pass filter is verified.

b) SECOND ORDER ACTIVE HIGH-PASS FILTERS

NO.
3. CRO 1
4. IC741 1
5. Resistors:
68K 1
150K 2
0.001µF 2
THEORY:
High pass filters attenuate the output voltage for all frequencies below the cut-off frequency fc.
Above fc, the magnitude of the output voltage is constant. The range of frequencies that are
transmitted is known as the pass band. The range of frequencies that are attenuated is known as
the stop band.
High pass filters are often formed simply by interchanging frequency determining resistors is
formed and capacitors in low-pass filters. That is first-order high-pass filter is formed from a first
order low-pass type by interchanging components R & C.
Figure shows a first order high pass Butter worth filter with a low cut off frequency of f c. This is
the frequency at which the magnitude of the gain is a 0.707 times its pass band value. Obviously,
all frequencies higher that fc are pass band frequencies, with the highest frequency determined by
the closed-loop bandwidth of the op-amp.
DESIGN:
Second order Butterworth High pass filter for a given cut-off frequency of 1.5 KHz
IB(MAX) = 500nA
R2 = = (use 150kΩ standard value)
R1= (use 68kΩ standard value)
√
C2 =

√
C2 =
=1nF
= 0.001μF
PROCEDURE:
2. Initially keep the Input voltage Vin= 5V constant at a frequency of 1.5KHz.
3. Vary the frequency of the signal generator in steps of 100Hz keeping input voltage
constant at 5V and note down the corresponding output waveform on CRO.
4. Plot the graph using semi log sheet taking frequencies along x-axis and gain in dB along
y-axis.
5. Find the practical value of fc from the graph.
6. Compare theoretical and practical values.

TABULATION:
Input Voltage Vin=5 V
Frequency Hz O/P Voltage Gain=Vo/Vi Gain in dB=20log10

Vo (Vo/Vi)
100
200
300
400
500
600
700
800
900
1k
1.5k
2k
3k
4k
5k
10k
20k
30k

Observation
Vo=_______ at fc= _______
High pass filter Cut off frequency fc= Cut off frequency fc=
(Theoretical) (Practical)
RESULT:
The maximum o/p voltage is _______
Thus, characteristics of high pass filter is verified

EXPERIMENT: 3
DIGITAL TO ANALOG CONVERTER
AIM: To design and construct a 4 – bit R-2R Op-amp digital to analog converter using 4-bit
binary input from toggle switches and Mod-16 Counter.
a) DIGITAL TO ANALOG CONVERTER USING TOGGLE

SWITCHES

NO.
2. IC741 1
3. Resistors:
1K 3
2.2K 6
3.3K 1

5. Multi-meter 1
THEORY:
The D/A converter converts digital or binary data into its equivalent analog value. In R-2R
ladder D/A converter, resistors of only two values, i.e. R and 2R are used. Hence, it is suitable
for integrated circuit fabrication. The principle of operation of a ladder type network for 4-bit
D/A conversion is shown in circuit diagram, with 4-bit binary input, b1 b2 b3 b4, analog outputs
Vo and one terminating resistor 2R.
DESIGN: for 0 .5 volts step size

To generate analog signals from binary BCD input for a given step voltage with LSB = 0.5V
The full-scale analog output required for a DAC is 5V. The digital word available is at 4 bits.
VR [20B0 + 21B1 + 22B2 + 23B3]
V0 =
2n
Where B0 ,B1 ,B2 ,B3 are Binary Inputs
Design for full scale output voltage of 5 Volts
VR [20B0 + 21B1 + 22B2 + 23B3]
V0 =

2n
When all bits are high is B0 B1 B2 B3 = 5V [Maximum]
Then V0 = 5V
VR [20+21+22+23]
5V=
24
VR
5V = X 15
16
5X16
VR = = 5.33V
15
VR = 5.33V
PROCEDURE:
1. Connections are made as shown in the circuit diagram.
2. Apply Binary inputs from 0000 to 1111 and note down the corresponding output voltage using
multi-meter.
3. Compare these output voltage values with theoretical values.
4. Plot the graph of Vo(Practical) verses binary inputs.
Tabulation
Binary
Analog o/p Voltage (V)
Inputs
Theoretical
B3 B2 B1 B0 Practical Vo
V0
0000 -0
0001 -0.33
0010 -0.66
0011 -0.99
0100 -1.32
0101 -1.67
0110 -2
0111 -2.33
1000 -2.66
1001 -2.99
1010 -3.32
1011 -3.67
1100 -4
1101 -4.33
1110 -4.66
1111 -4.99 (5V)

b) DIGITAL TO ANALOG CONVERTER USING MOD-16 COUNTER
AIM: To design and conduct a 4 – bit R-2R Op-amp digital to analog converter by generating
digital inputs using MOD-16 counter.

NO.
2. IC741 1
3 IC74193 1
4. Resistors:
1K 3
2.2K 6
3.3K 1

6. Multi-meter 1
7. IC Trainer Kit 1
Pin Details of IC74193:
P1 1 16 Vcc
Q1 2 I 15 P0
Q0 3 C 14 MR
CPD 4
7
13 TCd
CPU
4
5 TCu
1 12
Q2 6
9 11 Load
Q3 7 3 10 P2
Gnd 8 P3
9

IC74193 Binary Up/Down Presettable Counter:
PIN Name Description

P0 – P3 Parallel data inputs
Q0 – Q3 Outputs
MR Master Reset (clr)
Load Asynchronous parallel load (Active low)
Use of 74193 as up counter:

Truth table
Clock Q3 Q2 Q1 Q0
0 0 0 0
0 0 0 1
0 0 1 0
0 0 1 1
0 1 0 0
0 1 0 1
0 1 1 0
0 1 1 1
1 0 0 0
1 0 0 1
1 0 1 0
1 0 1 1
1 1 0 0
1 1 0 1
1 1 1 0
1 1 1 1

TABULATION
Binary Inputs Analog output voltage Vo(V)

B3 B2 B1 B0
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
PROCEDURE:
2. Apply Binary inputs from 0000 to 1111 from the counter
3. Measure the output voltage using multi-meter.
4. Plot the graph of Vo(Practical) verses binary inputs.
RESULT:
Full scale o/p voltage Theoretical Analog o/p Practical Analog o/p Practical Analog
voltage(Full Scale) voltage using toggle O/P Voltage using
switch(Full Scale) MOD 16
counter(Full Scale)

EXPERIMENT: 4
ADDER, INTEGRATOR AND DIFFERENTIATOR
AIM: To design an ADDER circuit using op-amp 741 and verify its working demonstrate an
experiment for Adder, Differentiator and Integrator.
a) ADDER

NO.
3. CRO 1
4. IC741 1
5. Resistors:
6.8K 1
22K 3
THEORY:
Adder circuit that amplifies the sum of two or more inputs. This is essentially an inverting
amplifier with two input terminals and two input resistors. As with other inverting amplifier, the
inverting terminal of op-amp behaves as a virtual ground.
DESIGN:
Let input voltage Vi = 1.1V
In an inverting amplifier Vo=- (aV1+bV2)
Where a = b = 1
IBmax= 500 nA, Let = V1= V2=1.1V
If =100 IBmax= 100 X 500 nA = 50 µA
Vo = - [aV1+bV2]
Let a=b=1 for adder

R1 = 22
R1= R2=Rf=22 (std value)
R3= R1║R2║Rf=7.333

V0=-[V1+V2]=V1 = V2=1.1V

PROCEDURE:
1. Connections are made as shown in the circuit diagram of fig1.

2. Set the power supply to +15V and -15V.
3. Apply ac input sine wave of amplitude of V1=V2=1.1V and a frequency of 1kHz.
4. Observe the input and output using CRO.
5. Plot the input and output waveforms.
Observation
V1 =
V2 =
Vo=
RESULT:
Theoretical Practical
Vo= 2.2V Vo=
b) DIFFERENTIATOR AND INTEGRATOR
AIM: Design a differentiator and integrator using operational amplifier 741 and verify its
working.
COMPONENTS REQUIRED FOR DIFFERENTIATOR:

NO.
3. CRO 1
4. IC741 1
5. Resistors:
10K 2
470K 1
0. 05µF 1

THEORY:
A differentiation and integration can be performed by op-amp circuits. A differentiating circuit is
employed to produce output amplitude proportional to the rate of change of an input voltage. The
output of an integrating circuit must be proportional to the area under each half cycle of the input
waveform. Op-amp differentiating and integrating circuits are inverting amplifiers.
Differentiating circuits are usually designed to respond to triangular and rectangular input
waveforms. While integrating circuits are most often designed to produce a triangular wave
output from a square wave input.Both circuits have frequency limitations when processing sine
waves.
DIFFERENTIATOR DESIGN:
Let Vo=5V, Select a ramp input with amplitude 1V for a frequency of 5KHz
I1>>IB(MAX)
LetI1=500µA
C1 = =
=0.05 µF (Std. Value)
R1= =
= 500Ω(use 470 Ω std value)
R3= R2=10K Ω
VCC≥ ± (V0+3V)=± (5V+3V)

≥ ± 8V

Differentiator out put wave form for Ramp wave input
PROCEDURE:
1. Connections are made as shown in the circuit diagram of fig.
2. Set a signal generator with peak to peak amplitude of 1V and a frequency of 5 KHz.
3. Note the input and output waveform on the CRO.
4. Repeat above steps for different input waveforms.

INTEGRATOR:
COMPONENTS REQUIREMENT FOR INTEGRATOR:

NO.
3. CRO 1
4. IC741 1
5. Resistors:
12K 2
270K 1
0. 1µF 1
DESIGN :
For Vo(p-p)= 4V, Vi (p-p) = 10V,
fin = 500 Hz
C1>> stray capacitance
Let C1 = 0.1μf (standard value)
Δt =
= 1ms
Δv = 4V
I1= =
=400μA
R1 = =

=12.5 KΩ
R2= 20R1= 20 X 12.5 KΩ
= 250KΩ (use a 270kΩ standard value)
R3 = R1=12.5KΩ(Use a 12kΩ standard value)

PROCEDURE:
1. Connections are made as shown in the circuit diagram of fig.
2. Set the input signal as square wave from signal generator with peak amplitude of 5V and
frequency 500Hz.
3. Note the input and output waveform on CRO.
4. Repeat the above steps for different input waveforms.
RESULT:
Input Frequency Input voltage Output voltage Output

frequency
Differentiator
(Triangular)
Integrator (Square)

EXPERIMENT: 5
ASTABLE & MONOSTABLE MULTIVIBRATORS
AIM: To design and conduct an experiment using IC 555 timer

(a) Astable Multivibrator for given duty cycle.
(b) Monostable Multivibrator for a given pulse width.
a) ASTABLE MULTIVIBRATOR

NO.
1. Regulated Power supply 5V 1
3. CRO 1
4. IC555 1
5. Resistors:
3.3K 2
2.2K 1
4.7K 1
1K 1
1µF,0.01µF, 0.001 µF,0.1 µF 4
1N4007 Diode 1
THEORY:
An Astable multivibrator is a circuit that is continuously switching its output voltage b/w high
and low levels. It has no stable state. An Astable multivibrator using an operational amplifier is
done when the circuit output is at the positive saturation level, current flows into the capacitor,
charging it positive at the top. The output then rapidly switches to the op-amp negative saturation
level. Now current flows from the capacitor removing its positive charge and recharging it with
the opposite polarity. Then the recharging it with the opposite polarity. Then the op-amp output
rapidly switches back to the positive saturation level and the cycle starts again.
It is seen that the circuit is a square wave generator with an O/P that swings b/w the op-
amp positive and negative saturation levels.
(A) ASTABLEMULTIVIBRATOR

DESIGN:
THIGH=0.69RAC
TLOW = 0.69RBC
Duty Cycle = D= tHIGH = RA
T RA+RB
Frequency, f = 1
T
i) Duty Cycle less than 50% (36%)
Frequency=200Hz. T=5ms
tHIGH
D =
T
Therefore THIGH = T x D
= 5 ms X 0.36
THIGH = 1.8ms
THIGH = 0.69RAC
Let C =1µF
Therefore RA= 2.6kΩ Use 2.2 KΩ(Std value)
TLOW = T- THIGH = 5ms-1.8ms=3.2ms
TLOW = 0.69RBC
Therefore RB = 4.64kΩ Use 4.7 KΩ std. value
ii) Duty Cycle more than 50% (64%)

Frequency = 200Hz
D=0.64, let C=1µF
(Select4.7KΩ)

iii) Duty cycle equal to 50%
Frequency = 200Hz
D=0.5
T=
=0.5X5msec. = 2.5msec

PROCEDURE:
1. Connect the circuit as per the circuit diagram.
2. Switch on the supply and note down the output waveform at pin no.3 onthe CRO.
3. Note THIGH=………………………
TLOW=…………………….& Vpp =
4. Compare theoretical and practical time periods.
5. Draw the input and output waveforms for different duty cycles
Tabular Column for Astablemultivibrator
Duty cycle Duty cycle Vc(P-P)

Vpp THIGH TLOW
Theoretical practical
36%
50%
64%

(b) MONOSTABLEMULTIVIBRATOR
DESIGN:
Trigger input of frequency1Khz .i.e T=1m sec
Let tp<T . Let tp=0.1msec
tp = 1.1RC
Let C = 0.1µF
THEORY:
A Monostable Multivibrator has one stable output state. Its normal output voltage may be high or
low, and it stays in the normal state until triggered. When triggered, the o/p switches to the
opposite state for a time dependent on the circuit components.
The dc conditions of the circuit are that the op-amp inverting input terminal is grounded
via resistor R3 and the non inverting input terminal is biased positively by resistor R1 and R2.
Consequently the op-amp o/p is normally positive saturation level and the capacitor C2 is
charged with the polarity. If C2 was not present, the circuit would be similar to capacitor-
coupled voltage level detector that switches its o/p from +Vo to -Vsat

PROCEDURE:
1. Connect the circuit as per the circuit diagram.
2. Switch on the supply (VCC=5V)
3. Give a trigger input to pin No 2.
4. Note down the waveform at pin no.3.
5. Observation: tP=
RESULT:
Theoretical Pulse width tP = ___________
Practical pulse width tP = ______________

EXPERIMENT: 6
GENERATION AND DETECTION OF
PULSE SAMPLING (PAM) AND FLAT TOP SAMPLING
a) PULSE SAMPLING (PAM)
AIM: To demonstrate an experiment to generate a pulse sampled signal and its reconstruction.

NO.
3. CRO 1
4. Transistor SL100 1
5. Resistors:
10K 1
22K 1
4.7K 1
10K 1
0.1µF 1
6 OA79 Diode 1
THEORY:
In pulse amplitude modulation (Pam) the amplitude of the pluses are varied in accordance
with the modulating signal denoting the modulating signal as m (t) signal. The balanced
mixer/modulators are frequency used as multipliers for this purpose. The O/P is a series of
pluses, the amplitudes of which vary in proportion to the modulating signal.
The particular form of amplitude modulation is referred to as natural PAM because the tops of
the pluses follow the shape of the modulating signal.
As shown in figure the samples are taken at regular interval of time. Each sample is a pulse,
whose amplitude is determined by amplitude of the variable at the instant of time at which the
sample is taken. If enough samples are taken, the receiving end. This is known as “Pulse
amplitude modulation”.
The sampling theorem sates that, if the sampling rate in any pulse modulation system exceeds
twice the maximum signal frequency, the original signal frequency, the original signal can be
reconstructed in the receiver with minimal distortion.

PROCEDURE:
1. Make the connections as shown in circuit diagram.
2. Set the carrier amplitude to around 10V (p-p) and frequency in the range of 5 kHz to 15
kHz.
3. Set the signal amplitude to around 3V (p-p) and frequency to 2 kHz.
4. Connect the CRO at the emitter of the transistor and observe the PAM waveform.
5. Now to verify sampling theorem, keep the modulating signal frequency to say 2 kHz and
the carrier frequency to twice that of modulating signal frequency and observe the output
waveform. Connect this output to the demodulator circuit and observe the signal if it
matches with the signal then sampling theorem is verified.
6. Check the demodulated output for different frequencies of carrier wave.
7. Plot the waveforms.

Observations
Output voltage od Flat top sampled signal
Vmax=
Vmin=
Demodulated Signal
Vo=________ at f= _________
b) FLATTOP SAMPLING
AIM: To demonstrate an experiment to generate a flat top sampled signal and its reconstruction.

NO.
3. CRO 1
4. IC4016 1
5. SL100 1
6. Resistors:
18K 1
1K 1
3.3K 1
4.7 µF 1
1µF 1
THEORY:
During transmission nose is introduced at the top of the transmission pulse which can be easily
removed if the pulse is in the form of flat top here top of the samples are flat. That is they have
constant amplitude. Flat top sampling makes use of sampled and hold circuit for the generation
of flat top sampling can be mathematically considers as convolution of the sampled signal and
the pulse signal. It is mostly used in digital transmission, the top of the slice does not preserve
the shape of the waveform.

PROCEDURE:
2. Set the sinusoidal modulating signal for amplitude of about 3V peak to peak at 50Hz
signal and apply DC voltage of 1.5V to the input of the circuit simultaneously.
3. Square wave of carrier signal amplitude 9V peak to peak at 1KHz.
4. Check the output of flap top sampled signals at the collector of the transistor. Also check
the demodulated output across the capacitor.
5. Calculate the amplitude (Vmax and Vmin) and frequency of modulated signal.
6. Calculate the amplitude and frequency of demodulated signal.
Observations
Output voltage Vo Flat top sampled signal
Vmax=
Vmin=
Demodulated Signal
Vo=________ at f= _________
RESULT:
Flat top sampled signal is generated and demodulated.

EXPERIMENT: 7
GENERATION AND DETECTION OF AMPLITUDE MODULATION

(COLLECTOR MODULATION)
AIM: To design and conduct an experiment for the generation and demodulation of AM.

NO.
3. CRO 1
4. 1:1 Transformer 1
5. SL100 1
6. IFT 455KHz 1
6. Resistors:
100K 1
10 1
39K 1
4.7 µF 1
0.01µF 3
THEORY:
Figure shows the basic circuit for a BJT modulator. It is a high power class C amplifier with
high-level modulators. The modulator is a linear power amplifier that takes the low modulating
signal and amplifies it to a high power level. The modulating output signal is coupled through
modulating transformer T1 to the class C amplifier. The secondary winding of the modulation
transformer is connected in series with the collector supply voltage Vcc of the class C amplifier.
This means that modulating signal is applied in series with the collector power supply voltage of
the class C amplifier applying collector modulation.
In absence of modulating input signal, there will be zero modulation voltage across the
secondary of T1.Therefore, the collector supply voltage will be applied directly to the class C
amplifier generating current pluses of equal amplitude and the output of the tuned circuit will be
a steady sine wave.
When the modulating signal; occurs, the a.c voltage across the secondary of the modulating
transformer will be added to and subtracted from the collector supply voltage. This varying
supply voltage is then applied to the class C amplifier, resulting in variation in the amplitude of
the carrier sine wave in accordance with the modulated signal. Due to this amplitude of the

current pluses also vary in accordance with the modulating signal. The tuned circuit then
converts the current pluses in to an amplitude-modulated wave as shown in figure.
DESIGN:
Modulation Design
Given fc= 500 KHz
T = 1/fc = 1/500X103 = 2sec
a) To design Base Clamping Circuit

RBCB>>20T
That is RBCB>>40sec
Let RB = 100k and CB = 0.01f
Therefore RBCB = 1000sec>>40sec

Demodulation Design
1/fm>>RC>>1/fc
Let RC>>10/fc; fc=455 KHz
fm=500hz
Choose C=0.01f
R=39k RC=390sec>>10/fc

PROCEDURE:
2. Switch off the AFT (Modulating Input) of modulating signal. For carrier
frequency fc of the modulating signal, adjust the carrier frequency to get max
output.
3. Switch on the modulating signal and adjust amp about 5v p-p, frequency to
1-2 KHz& obtain an undistorted amplitude modulated output.
Observations
CarrierInput Voltage = 10V (Constant) AF I/P Voltage= 10V (Constant)
Carrier
AF I/P
I/P Emax Emin % m=(Emax –Emin) /( Emax+ Emin ) x 100
Vi= Vc=
fi= fc=
AM Demodulation
Output voltage Vo=__________ at f=________
RESULT:
AM wave is generated and demodulated.

EXPERIMENT: 8
BJT MIXER UP/DOWN CONVERSION
AIM: To design a transistor mixer circuit using BJT and demonstrate the mixing action (up &
Down Conversion) for an IFT of 455 KHz

NO.
3. CRO 1
5. IFT 455KHz 1
6. Resistors:
47KΩ 1
470Ω 1
2.2KΩ 1
1KΩ 1
0.1µF 2
THEORY:
Transistor mixer is also known as RF amplifier. RF amplifier provides initial gain & selectivity.
Figure shows the RF amplifier circuits. It is a tuned circuit followed by an amplifier. The RF
amplifier is usually a simple class A circuit. A typical bipolar circuit is shown in figure.
The values of resistors R1 and R2 in the bi-polar circuit are adjusted such that the amplifier works
as class A amplifier. The RF (input (Antenna) is connected through coupling capacitor (C1) to
the base of the transistor. This makes the circuit very broad band, as the transistor will amplify
virtually any signal picked up by the RF input (Antenna). However the collector is tuned with a
parallel resonant circuit to provide the initial selectivity for the mixer input. And also local
oscillator input is connected through coupling capacitor to the emitter of the transmitter.
DESIGN:
Let IC=2mA,VCE=3v
=100 & VRE=2v for BF 194 /SL 100
RE=VRE/IE=VRE/IC=VRE/IC=2v/2ma=1k
Because IE=IC
RE=1k
VCC=ICRC+VCE+VRE

Therefore ICRC=VCC-VCE-VRE
=6-3-2=1volt
RC=1/IC=1/2X109-3amps=500470(Std.Value)
For Transistor to be in cut off Region
R2/R1=1/20 Therefore R1=20R2
Choose R2=2.2K
Therefore R1=44k choose R1=47k

PROCEDURE:
1. Before wiring the circuit check all the components using Multi-meter.
2. Connect the IFT in between signal source and CRO. Measure the tuned frequency that is
fIFT=455kHz
3. Rig up the circuit using the same IFT.
4. Switch ON the signal source V1& V2 (Use always MHz frequency range). Adjust V2
amplitude to be 10 times larger than V1.
5. For Ex: V1=5v(p-p) & V2=.0.5v (p-p)
6. Vary the frequency of RF source V1 & local oscillator source V2 such that we can see
undistorted & sine wave on CRO>
7. Note down V1& V2 the difference should be equal to IFT frequency=455kHz
8. For up conversion fosc>fRFand for down conversion fRF>fosc.
9. Verify the same and tabulate readings in Tabular column.
RESULT:
fs f0 Difference frequency
Vo =____ at f = ______

EXPERIMENT: 9
INSTRUMENTATION AMPLIFIER
AIM: To design Instrumentation amplifier of differential mode gain A using three amplifiers.

NO.
3. CRO 1
4. IC741 3
5. Resistors:
3.9k 2
8.2 k 2
220k 2
1k Pot 1
THEORY:
The instrumentation amplifier circuit is a combination of the differential input /output amplifier
(stage 1) and the difference amplifier (stage 2). The difference amplifier uses the differential
output voltages from the differential input/output amplifier to drive a grounded load, as
illustrated. For instrumentation purposes, most loads have one grounded terminal, otherwise
ground loops and static electricity could cause problems. So, the ability to drive a grounded load
necessary. The differential input/output stage offers a very high input resistance at each input
terminal.
DESIGN:
To design an instrumentation amplifier for an overall voltage gain of 900 with an input of
15mVusing 741 op-amps with a supply voltage of ±15V.
Let AV1 ≈AV2

=√ √
= 30
I2>>IB(max)
I2>>IB(max) = 50µA
(Use 500 Ω variable)

AV(diff) =
= (AV (diff)-1)
= 4.35K
R3=R1 = 3.9K Ω
V0=AVVi= 900 x 15 mv
= 13.5V
I5(min) >> IB(max)
I5=100 IB(max) =50
R5 = 270K Ω (standard value)
R4 = (Select 8.2K Ω standard value)
R6 =R4=9K Ω (Select 8.2K Ω standard value)
R7= R5± 20% ≈ 270K Ω ± 20%
≈ 216 k Ω to 324 k Ω(use 220 k Ω fixed resistor)
PROCEDURE:
1. Connections are made as shown in the circuit diagram of fig1.
2. Apply ac input sine wave of peak amplitude of 15mV at a frequency of 1kHz from signal
generators from the ckt. shown:
3. Check the power supply of +15V and -15V.
4. Vary the pot and observe the o/p till you get V0= Av Vi. Measure the o/p voltage and
calculate AV.
Observations:
Input voltage Vi= _______ at 1KHz
Output Voltage Vo=______ at 1KHz
Gain Av =__________

RESULT:
Theoretical and Practical Gain of the instrumentation amplifier are verified.

EXPERIMENT: 10
FM MODULATION AND DEMODULATION
AIM: Demonstrate a suitable experiment to generate an FM signal using IC 8038 and its
demodulation using IC565.
REQUIREMENTS:

NO.
3. Signal Generator 1
4. CRO 1
5. IC 8038, IC565 2
6. Capacitors :
0.01µF 1
0.001µF 4
10µF 1
1µF 1
7. Resistors:
12k 3
82k 1
100k 1
10k 2
1k 2
47k 1
THEORY:
The IC 8038 waveforms generator is a monolithic integrated circuit capable of producing high
accuracy sine, square, triangle, saw tooth and pulse waveforms with a minimum of external pulse
components.
The frequency of the waveform generator is direct function of the dc voltage at terminal
8(measured from V+). By altering this voltage, frequency modulation is performed. For small
deviations (eg. +-10%)the modulating signal can be applied directly to pin8, merely providing dc
de-coupling with a capacitor. An external resistor between pins 7 and 8 is not necessary but it
can be used to increase input impedance from about 8k. (pins 7 and 8 connected together), to
about (R+8k).
The sine wave output has a relative high output impedance (1k typical). The circuit may use a
simple op-amp follower to provide buffering, gain and amplitude adjustment.
For larger FM deviations or for frequency sweeping, the modulating signal is applied between
the positive supply voltage and pin 8.In this way the entire bias for the current sources is created
by the modulating, and a very large (eg.1000: 1) sweep range is created (f=0 at V sweep=0). Core

must be taken, however, to regulate the supply voltage, in this configuration the charge current
and thus the frequency becomes dependent on the supply voltage. The potential on pin 8 may be
swept down from V+by (7/3Vsupply-2V).
The IC 8038 is fabricated with advanced monolithic technology, using schottky-barrier
diodes and thin film resistors, and the output is stable over a wide range of temperature and
supply variations.
Features
 Low-frequency drift with temperature.
 Simultaneous sine, square & triangular wave O/Ps
 Low distortion sine wave output.
 High linearity triangle wave output.
 Wide operating frequency range 0.001 Hz to 300 kHz.
 High-level output-TTL to 28V.
 Easy to use-just a handful of external components required.

PROCEDURE:
2. Apply +12V& -12V to the IC 8038 as supply voltage from regulated power supply.
3. For the modulation circuit observe the carrier waveform at pin number 2 by switching off
the function generator. Note the carrier frequency.
4. Switch on function generator & apply a modulating signal of 2v peak to peak and
frequency in the range of 1khz to 10khz through RC circuit as shown.
5. Observe FM output at pin 2 and measure f1 and f2.
6. Calculate frequency deviation Δf, modulation index β & transmission bandwidth BT.
7. For FM demodulation, Connections are made as shown in circuit diagram.
8. Apply +6V & -6V to the IC565 as supply voltage from regulated power supply.
9. Apply FM Signal at pin 2. Connect one channel of CRO to pin 2 to display the signal.
10. Observe the demodulated signal at pin 7.
11. Measure the amplitude and frequency of demodulated signal.
12. Verify output signal frequency with respect to modulating signal applied to FM
modulator.
Calculations:
Frequency deviation Δf = f2 –f1
Modulation index β = Δf/fm
Transmission BW BT = 2(Δf +fm)
RESULT:
FM wave is generated using IC 8038 with
Modulation index β=………
Transmission BW BT=………
Demodulated signal for FM is generated using IC565 with
Amplitude= …………
Frequency=…………

EXPERIMENT: 11
FREQUENCY SYNTHESIS USING PLL
AIM: Conduct a suitable experiment to implement a frequency synthesizer circuit using

IC 565 (PLL).

NO.
3. Signal Generator 1
4. CRO 1
5. ICNE565 1
7. Capacitors :0.01µF, 0.001µF, 10µF, 1µF Each 1
8. Resistors:
100k Pot 1
10k 1
1k 2
4.7k 2
9. Bread Board, Connecting Wires 1
THEORY:
A frequency synthesizer is an electronic circuit that generates a range of frequencies from a single
reference frequency. Frequency synthesizers are used in many modern devices such
as radio receivers, televisions, mobile telephones, radiotelephones, walkie-talkies, CB radios, cable
television converter boxes satellite receivers, and GPS systems. A frequency synthesizer may use the
techniques of frequency multiplication, frequency division, direct digital synthesis, frequency mixing,
and phase-locked loops to generate its frequencies. The stability and accuracy of the frequency
synthesizer's output are related to the stability and accuracy of its reference frequency input.
Consequently, synthesizers use stable and accurate reference frequencies, such as those provided
by crystal oscillators.
A phase locked loop is a feedback control system. It compares the phases of two input signals and
produces an error signal that is proportional to the difference between their phases.[10] The error signal is
then low pass filtered and used to drive a voltage-controlled oscillator (VCO) which creates an output
frequency. The output frequency is fed through a frequency divider back to the input of the system,
producing a negative feedback loop. If the output frequency drifts, the phase error signal will increase,
driving the frequency in the opposite direction so as to reduce the error. Thus the output is locked to the
frequency at the other input. This other input is called the reference and is usually derived from a crystal
oscillator, which is very stable in frequency. The block diagram below shows the basic elements and
arrangement of a PLL based frequency synthesizer.

PROCEDURE:
1. Make connections as shown in circuit diagram
2. Insert Mod -5 counters between pin 4 and 5 using SL 100 to IC 565 as shown.
3. Using function generators at pin 2 apply square wave signal of 1KHz frequency to get 1V
p-p input signal.
4. By adjusting potentiometer 100K set the VCO frequency till PLL is locked, Measure and
note down the output frequency at pin no 4. It should be 5 times the input frequency.
5. Measure the amplitude and frequency of the output signal.
RESULT:
Frequency synthesizer Output signal is generated for the given input signal with:
Amplitude = ________________
Frequency = ________________

EXPERIMENT: 12
BALANCED MODULATOR USING IC 1496
AIM: Using IC 1496 rig up a balanced modulator circuit test its operation and record the
waveform.

NO.
3. CRO 1
4. IC1496 1
5. Capacitors : 0.1µF 1
6. Resistors:
47 4
3.9k 2
6.8 k 1
10k 2
1k 3
47k Pot 1
THEORY:
The integrated circuit (IC) balanced mixer is widely used in receiver ICs, as well as being
available as a separate integrated circuit. The IC versions are usually described as balanced
modulation since the modulation function is basically the same as the mixing function.
Integrated circuit doubly balanced modulation like the LM1496 operates as multiplier circuits
that produce only side band pairs at the o/p. Application is simple, required only bias and an
approximate band filter to eliminate side band pairs at harmonics of the carrier very little
adjustment is required to obtain good balance.
An important advantage of the integrated circuit balanced modulator is that, when it is operated with a
large carrier signal, the o/p signal amplitude is independent of the carrier amplitude. The result is the o/p
amplitude depends only on the amplitude f the input signal (Which is the modulating signal when it is
used as a modulator or the side band signal when it is used as a demodulator).
GENERAL DESCRIPTION:
LM1596/LM1496 Balanced Modulator-Demodulator:

The LM1596/LM1496 are double balanced modulators-Demodulators which produce an output
voltage proportional to the product of an input(signal)voltage and a switching(carrier)signal. Typical
applications include suppressed carrier modulation, amplitude modulation, synchronous detection, FM or
PM detection board band frequency doubling and chopping LM 1496 is specified for operation over the
00C to +700C temperature range.
FEATURES:
 Excellent carrier suppression
65 dB typical at 0.5MHZ
50 dB typical at 10 MHZ
 Adjustable gain and signal handling.
 Fully balanced input & output.
 Low offset and drift.
 Wide frequency response up to 100 MHZ.
The equivalent internal circuitry and 14-pin Dip pin out for the LM1496 are shown in fig. (b) &(c)
The circuit consists of two differential pairs with cross-coupled open collectors a biasing current
source, and a modulation input section signals that are applied to the carrier & modulation inputs are
multiplied together, and the product is scaled by the gain of the circuit. The LM1496 id designed to
operate with carrier frequencies up to 100 MHz
Balanced modulator is commonly used in radio transmitter and receiver circuitry.

PROCEDURE:
1. Make the connections as shown in circuit diagram.
2. Apply +12V & -12V to the IC 8038 as supply voltage from regulated power supply.
3. Set the carrier wave amplitude and frequencies and also the modulating signal amplitude
and frequencies so as to get the DSBSC wave.
4. Check for the positive and negative o/p voltage at pin no.6 & 12 With respect to ground.
5. Observe the phase reversals at the cross point.
RESULT:
DSBSC signal is generated using Balanced Modulator IC1496.

PLL and Mixer

Uploaded by

Copyright:

Available Formats

PLL and Mixer

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

PLL and Mixer

Uploaded by

Copyright:

Available Formats

Kammavari sangham

Department of Electronics &

Name of the Lab: LIC’s & COMMUNICATION LAB

Course Code: 17ECL48

KSIT, ECE DEPT. LIC & COM LAB 1

KSIT, ECE DEPT. LIC & COM LAB 2

Engineering to meet societal need”.

ready engineers with ethical values.

 To enrich experiential learning through active involvement in professional clubs &

 To promote industry-institute collaborations for research & development.

KSIT, ECE DEPT. LIC & COM LAB 3

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

PROGRAM EDUCATIONAL OBJECTIVES (PEO’S)

PEO1 : Excel in professional career by acquiring domain knowledge.

PROGRAM SPECIFIC OUTCOMES (PSO’S)

KSIT, ECE DEPT. LIC & COM LAB 4

Engineering Graduates will be able to:

PO1: Engineering knowledge: Apply the knowledge of mathematics, science, engineering

PO10: Communication: Communicate effectively on complex engineering activities with the

KSIT, ECE DEPT. LIC & COM LAB 5

KSIT, ECE DEPT. LIC & COM LAB 6

RBT Level L1, L2, L3 Exam Hours 03

2. Design of RC Phase shift and Wien‘s bridge oscillators using Op-amp.

10. Design BJT/FET Mixer.

KSIT, ECE DEPT. LIC & COM LAB 7

Conduct of Practical Examination:

KSIT, ECE DEPT. LIC & COM LAB 8

17ECL48.3 Compare the frequency of oscillation to satisfy with theoretical frequency

17ECL48.4 Determine the gain and frequency response characteristics of

17ECL48.5 To evaluate the percentage of modulation for AM and FM

COURSE NAME- Linear ICs and Communication Lab -17ECL48

KSIT, ECE DEPT. LIC & COM LAB 9

Generation and detection of AM (collector modulation)

KSIT, ECE DEPT. LIC & COM LAB 10

RC PHASE SHIFT OSCILLATOR AND WEIN BRIDGE OSCILLATOR

a) RC PHASE SHIFT OSCILLATOR

SL. COMPONENTS QUANTITY

5. Bread Board, Connecting Wires 1set

IBMAX= 500nA (741)

KSIT, ECE DEPT. LIC & COM LAB 11

R2 = = 280KΩ (220KΩ Standard value to be used)

= 3.3 x 10-9F =3300 pF .(Standard value)

KSIT, ECE DEPT. LIC & COM LAB 12

b) WEIN BRIDGE OSCILLATOR

SL. COMPONENTS QUANTITY

5. Bread Board, Connecting Wires 1set

KSIT, ECE DEPT. LIC & COM LAB 13

= 1.06KΩ (1kΩ Standard value to be used)

AV= 3, R3= 2R4 = 2 X 1KΩ=2KΩ

Use 10KΩ potentiometer

KSIT, ECE DEPT. LIC & COM LAB 14

RC Phase Shift Oscillator (Theoretical) (Practical)

KSIT, ECE DEPT. LIC & COM LAB 15

a) SECOND ORDER ACTIVE LOW-PASS FILTER

SL. COMPONENTS QUANTITY

6. Bread Board, Connecting Wires 1set

LOW PASS FILTER:

KSIT, ECE DEPT. LIC & COM LAB 16

KSIT, ECE DEPT. LIC & COM LAB 17

Frequency Hz O/P Voltage Vo Gain=Vo/Vi Gain in dB=20log10(Vo/Vi)