SN54HCT244, SN74HCT244

OCTAL BUFFERS AND LINE DRIVERS

WITH 3-STATE OUTPUTS
SCLS175B – MARCH 1984 – REVISED MAY 1997

D Inputs Are TTL-Voltage Compatible SN54HCT244 . . . J OR W PACKAGE

D 3-State Outputs Drive Bus Lines or Buffer

SN74HCT244 . . . DB, DW, N, OR PW PACKAGE
(TOP VIEW)
Memory Address Registers
D High-Current Outputs Drive up to 15 LSTTL 1OE 1 20 VCC
Loads 1A1 2 19 2OE
D Package Options Include Plastic 2Y4 3 18 1Y1
Small-Outline (DW), Shrink Small-Outline 1A2 4 17 2A4
(DB), Thin Shrink Small-Outline (PW), and 2Y3 5 16 1Y2
Ceramic Flat (W) Packages, Ceramic Chip 1A3 6 15 2A3
Carriers (FK), and Standard Plastic (N) and 2Y2 7 14 1Y3
Ceramic (J) 300-mil DIPs 1A4 8 13 2A2
2Y1 9 12 1Y4
description GND 10 11 2A1

These octal buffers and line drivers are designed

specifically to improve both the performance and SN54HCT244 . . . FK PACKAGE
(TOP VIEW)
density of 3-state memory address drivers, clock
drivers, and bus-oriented receivers and

1OE

2OE
VCC
2Y4
1A1
transmitters. The ’HCT244 are organized as two
4-bit buffers/drivers with separate output-enable
3 2 1 20 19
(OE) inputs. When OE is low, the device passes 1A2 4 18 1Y1
noninverted data from the A inputs to the 2Y3 5 17 2A4
Y outputs. When OE is high, the outputs are in the 1A3 6 16 1Y2
high-impedance state. 2Y2 7 15 2A3
The SN54HCT244 is characterized for operation 1A4 8 14 1Y3
9 10 11 12 13
over the full military temperature range of –55°C

2Y1

2A1
1Y4
2A2
GND
to 125°C. The SN74HCT244 is characterized for
operation from –40°C to 85°C.

FUNCTION TABLE
(each buffer/driver)
INPUTS OUTPUT
OE A Y
L H H
L L L
H X Z

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Copyright  1997, Texas Instruments Incorporated
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1

SN54HCT244, SN74HCT244
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS
SCLS175B – MARCH 1984 – REVISED MAY 1997

logic symbol†

1 19
1OE EN 2OE EN

2 18 11 9
1A1 1Y1 2A1 2Y1
4 16 13 7
1A2 1Y2 2A2 2Y2
6 14 15 5
1A3 1Y3 2A3 2Y3
8 12 17 3
1A4 1Y4 2A4 2Y4

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)

1 19
1OE 2OE

2 18 11 9
1A1 1Y1 2A1 2Y1

4 16 13 7
1A2 1Y2 2A2 2Y2

6 14 15 5
1A3 1Y3 2A3 2Y3

8 12 17 3
1A4 1Y4 2A4 2Y4

absolute maximum ratings over operating free-air temperature range‡

Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V
Input clamp current, IIK (VI < 0 or VI > VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±35 mA
Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±70 mA
Package thermal impedance, θJA (see Note 2): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115°C/W
DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97°C/W
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67°C/W
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128°C/W
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace
length of zero.

2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

 SN54HCT244, SN74HCT244
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS
SCLS175B – MARCH 1984 – REVISED MAY 1997

recommended operating conditions

SN54HCT244 SN74HCT244
UNIT
MIN NOM MAX MIN NOM MAX
VCC Supply voltage 4.5 5 5.5 4.5 5 5.5 V
VIH High-level input voltage VCC = 4.5 V to 5.5 V 2 2 V
VIL Low-level input voltage VCC = 4.5 V to 5.5 V 0 0.8 0 0.8 V
VI Input voltage 0 VCC 0 VCC V
VO Output voltage 0 VCC 0 VCC V
tt Input transition (rise and fall) time 0 500 0 500 ns
TA Operating free-air temperature –55 125 –40 85 °C

electrical characteristics over recommended operating free-air temperature range (unless

otherwise noted)
TA = 25°C SN54HCT244 SN74HCT244
PARAMETER TEST CONDITIONS VCC UNIT
MIN TYP MAX MIN MAX MIN MAX
IOH = –20 µA 4.4 4.499 4.4 4.4
VOH VI = VIH or VIL 45V
4.5 V
IOH = –6 mA 3.98 4.3 3.7 3.84
IOL = 20 µA 0.001 0.1 0.1 0.1
VOL VI = VIH or VIL 45V
4.5 V
IOL = 6 mA 0.17 0.26 0.4 0.33
II VI = VCC or 0 5.5 V ±0.1 ±100 ±1000 ±1000 nA
IOZ VO = VCC or 0, VI = VIH or VIL 5.5 V ±0.01 ±0.5 ±10 ±5 µA
ICC VI = VCC or 0, IO = 0 5.5 V 8 160 80 µA
One input at 0.5 V or 2.4 V,
∆ICC† 5.5 V 1.4 2.4 3 2.9 mA
Other inputs at 0 or VCC
4.5 V
Ci 3 10 10 10 pF
to 5.5 V
† This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.

switching characteristics over recommended operating free-air temperature range, CL = 50 pF

(unless otherwise noted) (see Figure 1)
FROM TO TA = 25°C SN54HCT244 SN74HCT244
PARAMETER VCC UNIT
(INPUT) (OUTPUT) MIN TYP MAX MIN MAX MIN MAX
4.5 V 15 28 42 35
tpd
d A Y ns
5.5 V 13 25 38 32
4.5 V 21 35 53 44
ten OE Y ns
5.5 V 19 32 48 40
4.5 V 19 35 53 44
tdi
dis OE Y ns
5.5 V 18 32 48 40
4.5 V 8 12 18 15
tt Y ns
5.5 V 7 11 16 14

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3

SN54HCT244, SN74HCT244
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS
SCLS175B – MARCH 1984 – REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, CL = 150 pF

(unless otherwise noted) (see Figure 1)
FROM TO TA = 25°C SN54HCT244 SN74HCT244
PARAMETER VCC UNIT
(INPUT) (OUTPUT) MIN TYP MAX MIN MAX MIN MAX
4.5 V 21 45 68 56
tpd
d A Y ns
5.5 V 18 40 61 51
4.5 V 25 52 79 65
ten OE Y ns
5.5 V 22 47 71 59
4.5 V 17 42 63 53
tt Y ns
5.5 V 14 38 57 48

operating characteristics, TA = 25°C

PARAMETER TEST CONDITIONS TYP UNIT
Cpd Power dissipation capacitance per buffer/driver No load 40 pF

4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

 SN54HCT244, SN74HCT244
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS
SCLS175B – MARCH 1984 – REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION

VCC
PARAMETER RL CL S1 S2

S1 tPZH 50 pF Open Closed

Test ten 1 kΩ or
Point RL tPZL 150 pF Closed Open
From Output
Under Test tPHZ Open Closed
CL tdis 1 kΩ 50 pF
(see Note A) S2 tPLZ Closed Open

50 pF
tpd or tt –– or Open Open
150 pF
LOAD CIRCUIT

3V
Input 1.3 V 2.7 V 2.7 V
1.3 V
0.3 V 0.3 V 0 V
tr tf

VOLTAGE WAVEFORM
INPUT RISE AND FALL TIMES

3V Output 3V
Input 1.3 V 1.3 V Control
1.3 V 1.3 V
0V (Low-Level
Enabling) 0V
tPLH tPHL
tPZL tPLZ
In-Phase VOH ≈ VCC
90% 90% Output
Output 1.3 V 1.3 V Waveform 1 1.3 V
10% 10% V
OL (See Note B) 10% VOL
tr tf
tPHL tPLH tPZH
Out-of- VOH
90% 90% Output VOH
Phase 1.3 V 1.3 V 90%
Output 10% 10% Waveform 2 1.3 V
VOL (See Note B) ≈0V
tf tr tPHZ

VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS

PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. CL includes probe and test-fixture capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr = 6 ns, tf = 6 ns.
D. The outputs are measured one at a time with one input transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5

 IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor
product or service without notice, and advises its customers to obtain the latest version of relevant information
to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at
the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are
utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each
device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or
severe property or environmental damage (“Critical Applications”).

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED

TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI
products in such applications requires the written approval of an appropriate TI officer. Questions concerning
potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or
infringement of patents or services described herein. Nor does TI warrant or represent that any license, either
express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property
right of TI covering or relating to any combination, machine, or process in which such semiconductor products
or services might be or are used.

Copyright  1996, Texas Instruments Incorporated