Multisim Exercises

Download as pdf or txt
Download as pdf or txt
You are on page 1of 4

EXERCISE 1: 100% of Rmax:

TO DEMONSTRATE THE OPERATION


OF HALF WAVE RECTIFIER

DIAGRAM:
XSC1

Ext Trig
+
Q.3 Effect of change in resistance on half wave rectifier?
D1 _
A B
+ _ + _

1N4007G
V1 R1 If we increase the resistance then the output voltage increases
5Vrms 5kΩ 33 %
50Hz Key=A slightly in points.

Answer 2: EXERCISE 2:
OUTPUT VOLTAGE WAVEFORM
TO DEMONSTRATE THE OPERATION
33% of Rmax: OF FULL WAVE BRIDGE CIRCUIT

DIAGRAM:
XSC1

D1 Ext Trig
R1 +
_

1kΩ 1N4007G A B
+ _ + _
D2

V1 1N4007G
5Vrms R2
50Hz 5kΩ 100 %
0° Key=A

67% of Rmax: D4

1N4007G
D3

1N4007G

Answer 2:

33% of Rmax:
XSC1
67% of Rmax:
Ext Trig
+
_
A B
+ _ + _
R2

1kΩ
D1 D2
V1 1N4007G 1N4007G R1
2.5Vrms
10kΩ
50Hz
0° V2 V3
0V 0V
Key = A Key = A

VI & V2 OFF:
100% of Rmax:

33% V1 & V2:

Q.3 Advantage of Full wave over Half wave


Rectifier

The rectification efficiency of full wave rectifier is double 67% V1 & V2:
than the half wave rectifier because it converts both the
cycles of AC to DC.

EXERCISE 3:
67% V1 & V2:
TO DEMONSTRATE THE
COMBINATION OF COMBINATIONAL
CLIPPER

DIAGRAM:
Answer: when we use maximum values of V1 and V2 then
Output waveforms restores its shape completely.
XSC1
EXERCISE 4:
Ext Trig
+
C1 _

XSC1 +
A
_ +
B
_

0.005mF 100 %
D1 Ext Trig V1 Key=A
R1 + 5Vrms D1
_ 50Hz 1N4007G R1
1N4007G 0° 5kΩ
1kΩ A B
+ _ + _
D2

V1 1N4007G C1
5Vrms R2
0.000005F 0 %
50Hz 5kΩ 65 % Key=A
0° Key=A ANSWER 1:

D4

1N4007G
D3

1N4007G

Output Waveform: Answer 2:


𝑻 = 𝑹𝑪
𝑻 = (𝟓𝟎𝟎𝟎)(𝟓x𝟏𝟎^−𝟔 )
T = 25000 x 𝟏𝟎^−𝟔

EXERCISE 6:

TO DEMONSTRATE THE WORKING OF


ZENER AS VOLTAGE REGULATOR
Ripple Percentage:
DIAGRAM:
Ripple percentage = ( Vrms / Vdc ) * 100
XMM1

Q. Effect of Capacitor?
R1

In full wave rectifiers, a capacitor is used as a filter to 1kΩ


D2 R2
convert the pulsating DC to pure DC. V1 1N4730A
5kΩ 100 %
5V Key=A
Key = A

EXERCISE 5:

TO DEMONSTRATE THE WORKING OF Q. Zener breakdown occurs at the value of 4.5 volts.
CLAMPER

DIAGRAM: EXERCISE 7:
TO DEMONSTRATE THE WORKING OF EXERCISE 8:
TRANSISTOR AS AMPLIFIER
JFET:
DIAGRAM:
XMM3
XSC1

VCC Ext Trig


+
5V
_

R1 Rc A B Q1
+ _ + _

5kΩ 5kΩ R1
Cout 1kΩ

0.1µF V1
Cin Q1 V2
0V
2SC945 RL 0V
Key = A
0.1µF 5kΩ Key = A
0.5Vrms
V2 5KHz
0° R2 RE CE
2.5kΩ 2.5kΩ 20µF

BJT as a Switch:

V1
12V

R1
1kΩ
U1

U2

R2 Q1
2SC945
Key = Space 1kΩ

V2
8V

CHARACTERISTICS:

BJT: When we want a BJT to be operated as a switch, it must


be operated in such a way that the power loss during ON and
OFF condition should be nearly zero, or very low.

It is only possible when the transistor is only operated in the


marginal region of the characteristics. The cutoff region and
saturation region are two marginal regions in the transistor
characteristics. It acts as a switch in saturation & cutoff
region. In Saturation region it acts as on switch, & in cutoff
region it acts as an off switch.

JFET: When gate to source voltage is zero then saturation is


current is achieved by applying Drain to source voltage. But
when we apply negative voltage on gate then saturation
current is achieved earlier means current is low.

You might also like