Ec3352 Set4
Ec3352 Set4
Ec3352 Set4
Third Semester
(Regulations 2021)
1. Design and implement half adder and full subtractor with its truth table. (100)
(i) Design and construct a full adder using suitable logic gates and verify the output. (50)
4.
(ii) Design and implement a multiplexer, Verify its operation using logic gates. (50)
6. Implement the Serial In Serial Out and Parallel In Serial Out shift register.
7. (i) Design and implement two to four-line decoder using basic gates. (50)
(ii)Design and construct the counter count the sequence 0, 1, 2, 4, 6, 0…… (50)
8. (i) Design and Implement a combinational circuit for data selector using basic gates. (50)
(ii) ) Design and implement a combinational circuit for 1 X 4 demux using basic gates. (50)
Page 1 of 2
9. (i) Design and implement Encoder using basic gates. (50)
10. Design a circuit for 5 bit magnitude comparator using logic gates and verify its output.
11. Design and construct an asynchronous 4-bit BCD up counter using JK flip flop ICs.
13. (i) Design and implement Decoder using Integrated Circuits. (50)
14. Design and implement MOD7 counter using JK flip flop ICs.
16. Design and construct a full adder using suitable logic gates and verify the output
17. Implement the Serial In Parallel Out and Parallel In Parallel Out shift register.
19. Design and construct a synchronous 3-bit binary down counter using JK flip flop
20. Design a circuit which converts Excess 3 to BCD code and implement using basic gates.
Page 2 of 2