Working With Adcs, Oas and The Msp430: Bonnie Baker Hpa Senior Applications Engineer Texas Instruments
Working With Adcs, Oas and The Msp430: Bonnie Baker Hpa Senior Applications Engineer Texas Instruments
Working With Adcs, Oas and The Msp430: Bonnie Baker Hpa Senior Applications Engineer Texas Instruments
• Using Op Amps
Op Amp Configurations
Driving SAR Converters
REF
REF Anti-Alias Filter
Sensor Interface Band-pass Filter
Voltage Reference Source Programmable Gain Amp
Buffer Instrumentation Amp
A/D Converter Driver
μμ C
Gain
Difference Amplifier C
Instrumentation Amplifier
Filter Voltage Reference Source
Level Shift DDS Synthesis
POWER
POWER D/A
D/A
Actuator Driver AMP
AMP
Valve Line Driver
4-20mA Driver © 2006 Texas Instruments Inc, Slide 3
ADC Architectures
• There are many different ADC Architectures
Successive Approximation (SAR)
Sigma Delta (SD)
Slope or Dual Slope
Pipeline
Flash...as in quick, not memory
• Using Op Amps
Op Amp Configurations
Driving SAR Converters
MSP430
Amp Filter
Input SAR
Analog to Micro-
Analog
Digital to Controller
Signal Digital
Converter
Source Engine
Converter
Filter
Output DAC or
PWM
VS
1/2 VREF
Control
Logic
VSS VREF
© 2006 Texas Instruments Inc, Slide 9
Successive Approximation Concept
FS
Bit = 0
3/4FS
Bit = 1 Bit = 0 Analog
Bit = 1
input
VIN
1/2FS
TEST TEST TEST TEST
MSB MSB -1 MSB -2 LSB
1/4FS
0
Time
DAC Output Digital Output Code = 1010
© 2006 Texas Instruments Inc, Slide 10
ADC Ideal Transfer Function
111
110
101
Digital
Output 100
Code
011
Ideal transfer
010 function
001
000
0 1/4 FS 1/2 FS 3/4 FS FS
Analog Input Voltage
© 2006 Texas Instruments Inc, Slide 11
ADC with Offset and Gain Error
111 • y = a + (1+b)x
Actual where
110 transfer y=digital out
function x=analog in
101 a=offset err
b=gain err
Digital
Output 100 • Every Ideal Code has
Offset Error added
Code
011 • Every ideal code is
Multiplied by Gain Error
Ideal transfer
010 function
001
000
0 1/4 FS 1/2 FS 3/4 FS FS
Analog Input Voltage
© 2006 Texas Instruments Inc, Slide 12
Offset/Gain Impact on Dynamic Range
4096
Gain Error
Offset Error
• ADC12 specifications
Offset
EO typ = ±2 LSB
Digital Code OUT
EO max = ±4 LSB
Gain
Worse case EG typ = ±1.1 LSB
Dynamic EG max = ±2 LSB
Range = 4082 bits
= 11.995 bits (= ±0.0488%)
110
101
DNL < 0
Digital
Output 100
Code Ideal transfer
011 function
010
001
000
Analog Voltage In
© 2006 Texas Instruments Inc, Slide 14
INL/DNL/Noise Impact on Dynamic Range
• ADC12 specifications
4096
DNL error
ED max = ±1.7 LSB
INL error
EI max = ±1 LSB
1 LSB = (VR+ - VR-)/ 212
Digital Code OUT
VSS
SAMPCON
1 2 3 4 5 6 7 8 9 10 11 12 13
ADC12OSC/ADC12DIV
D D D D D D D D D D D D
ADC12MEMx 11 10 9 8 7 6 5 4 3 2 1 0
Desired Voltage on CI
VC
Rise Time of
(RS + RI) * CI Final Voltage on CI
© 2006 Texas Instruments Inc, Slide 17
Alternative High Resolution Devices
• ADC12
Resolution = 12 bits
Minimum LSB size = VREF / 2n = 1.5 V / 212 = 366 mV
# channels = 12 to 16 (depends on part number)
• ADS8341
Resolution = 16 bits
Minimum LSB size = VREF / 2n = 2.7 V / 216 = 41.2 mV
# channels = 4
• ADS1100
Resolution = 16 bits
Minimum LSB size = VREF / 2n = 2*2.7 V / 216 = 82.4 mV
# channels = 1
VIN
REF
REF Anti-Alias Filter
Sensor Interface Band-pass Filter
Voltage Reference Source Programmable Gain Amp
Buffer Instrumentation Amp
A/D Converter Driver
μμ C
Gain
Difference Amplifier C
Instrumentation Amplifier
Filter Voltage Reference Source
Level Shift DDS Synthesis
POWER
POWER D/A
D/A
Actuator Driver AMP
AMP
Valve Line Driver
4-20mA Driver © 2006 Texas Instruments Inc, Slide 21
Ideal Op Amp
POWER SUPPLY
• No min or max Voltage
• ISUPPLY = 0 Amps
• Power Supply Rejection = ∞
INPUT VDD
• Input Current (IB) = 0 VIN- OUTPUT
• Input Impedance (ZIN) = ∞ VOUT • VOUT = VSS to VDD
• Input Voltage (VIN) → no limits
• Zero Noise VIN+ • IOUT = ∞
• Zero DC error •Slew Rate = ∞
•ZOUT = 0 Ω
• Common-Mode Rejection = ∞ VSS
SIGNAL TRANSFER
• Open Loop Gain = ∞
• Bandwidth = 0 → ∞ $0.00
• Zero Harmonic Distortion
© 2006 Texas Instruments Inc, Slide 22
Open Loop vs Closed Loop Design
• OAFCx = 011 VREF
• Open Loop Configuration VOUT
In Comparator mode VIN
VIN
VTH
VA OAxI0
Comparator
Timer
CINT
t=0 t = t1 t = t2
Time VTH = 0.25VCC
RNTC||RPAR RREF
--------------- = ----------
tNTC||RPAR tREF © 2006 Texas Instruments Inc, Slide 24
General Op amp Mode – OAFCx = 000
V OU T MSP430FG43x
− OA0O
+
V IN OAxI1
−
OAxI0
VIN− +
−
VOUT
VIN+ +
VIN +
OA0I1
−
OA0I0
+
VIN
VOUT = VIN (1 + RF/RIN) – VREF*RF/RIN
© 2006 Texas Instruments Inc, Slide 26
General Op amp Mode – OAFCx = 000
Inverting Gain
RF MSP430FG43x
VOUT OA0O
RIN
− VOUT
VIN OA0I1
+ −
VIN
OA0I0
VREF = 0.5VCC +
CAx
VREF = 0.5VCC
Analog
Gain
and Analog Analog to Digital
Signal Low Pass Digital Filter
Conditioning Filter Conversion
Cell (LPF) (ADC)
Input Output
Signal Signal
Analog Digital
Figure 4.1
Noise Reduction with a Low Pass Filter
Noise Reduction or Anti-aliasing Filter
R23
C22
R21 R22
VIN -
C21 ADC12
OA
+
VREF
© 2006 Texas Instruments Inc, Slide 29
Anti-alias Filter :: Nyquist Theorem
Signal at the fALIASED = |fIN - NfS| Digital Representation
Input of the A/D Find N by making at the
Converter N=1 fALIASED < fs / 2 Output of the Converter
N=2
N=4
N=0
N=3
N=0
Analog Input
Sampled Output
Representation
(1) (1)
(2) (2)
(3) (3)
(4) (4)
(5) (5)
• Supports
2nd to 10th order
Multiple-feedback (MFB) Filter Topology
Sallen-Key Filter Topology
• www.ti.com
10
Offset Voltage, VOS (mV)
-10
-20
-30
-40 3.6 4
0 1 2 3
Output Voltage, VOUT (V)
• RRIP OFF =
(VSS - 0.1V) {min} to (VCC - 1.2) {max}
• (Appropriate for Gains > 2)
AVSS
RRIP on
PGA
Non-inverting
© 2006 Texas Instruments Inc, Slide 36
PGA Mode –
Inverting Mode OAFCx = 110
VOUT = G VIN + VREF(1 – G)
RRIP on
PGA
Inverting
© 2006 Texas Instruments Inc, Slide 37
Bridge Network MSP430FG43x
R23 μController
VREF1 -
C22 Functions
R21 R22
RL1 RL2 R1 INA326 -
G = 2 (R2/R1) SAR – ADC
= 245
C21
OA
12 bits
+
RL2 RL1 +
LCL- R2 C1
816G
VREF2
• Operational Amplifier – OA
Standard Single Supply CMOS Op Amp
Rail-to-rail Input
Rail-to-rail Output
Six Configurations or Modes
For more Accuracy – Discrete Options
For more Complexity – Discrete Options
Products Applications
Amplifiers amplifier.ti.com Audio www.ti.com/audio
Data Converters dataconverter.ti.com Automotive www.ti.com/automotive
DSP dsp.ti.com Broadband www.ti.com/broadband
Interface interface.ti.com Digital Control www.ti.com/digitalcontrol
Logic logic.ti.com Military www.ti.com/military
Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork
Microcontrollers microcontroller.ti.com Security www.ti.com/security
RFID www.ti-rfid.com Telephony www.ti.com/telephony
Low Power www.ti.com/lpw Video & Imaging www.ti.com/video
Wireless
Wireless www.ti.com/wireless
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2007, Texas Instruments Incorporated