3A, 23V, 340Khz Synchronous Step-Down Converter: General Description Features

Download as pdf or txt
Download as pdf or txt
You are on page 1of 12

RT8250N

3A, 23V, 340kHz Synchronous Step-Down Converter


General Description Features
The RT8250N is a high-efficiency synchronous step-down z 4.75V to 23V Input Voltage Range
DC/DC converter that can deliver up to 3A output current z 3A Output Current
from 4.75V to 23V input supply. The RT8250N's current z Integrated N-MOSFET Switches
mode architecture and external compensation allow the z Current Mode Control
transient response to be optimized over a wide range of z Fixed Frequency Operation : 340kHz
loads and output capacitors. Cycle-by-cycle current limit z Output Adjustable from 0.925V to 20V
provides protection against shorted outputs and soft-start z Up to 95% Efficiency
eliminates input current surge during start-up. The RT8250N z Programmable Soft-Start
also provides output under voltage protection and thermal z Stable with Low-ESR Ceramic Output Capacitors
shutdown protection. The low current (<3μA) shutdown z Cycle-by-Cycle Over Current Protection
mode provides output disconnection, enabling easy power z Input Under Voltage Lockout
management in battery-powered systems. z Output Under Voltage Protection
z Thermal Shutdown Protection
Applications z Thermally Enhanced SOP-8 (Exposed Pad) Package
z Industrial and Commercial Low Power Systems z RoHS Compliant and Halogen Free
z Computer Peripherals
z LCD Monitors and TVs
Ordering Information
RT8250N
z Green Electronics/Appliances
Package Type
z Point of Load Regulation of High-Performance DSPs, SP : SOP-8 (Exposed Pad-Option 1)
FPGAs and ASICs. Operating Temperature Range
G : Green (Halogen Free with Commer-
Pin Configurations cial Standard)
Note :
(TOP VIEW)
Richtek Green products are :
BOOT 8 SS ` RoHS compliant and compatible with the current require-
VIN 2 7 EN
GND ments of IPC/JEDEC J-STD-020.
SW 3 6 COMP
9
GND 4 5 FB ` Suitable for use in SnPb or Pb-free soldering processes.

SOP-8 (Exposed Pad)

Typical Application Circuit

VIN 2 1
VIN BOOT
4.75V to 23V CIN CBOOT L1
REN 10µFx2 RT8250N
3 10nF 10µH VOUT
100k SW
7 EN 3.3V/3A
R1
8 SS 26.1k
COUT
CSS FB 5 22µFx2
4, CC RC
0.1uF R2
Exposed Pad(9) 3.9nF 6.8k 10k
GND 6
COMP

CP
NC

DS8250N-01 November 2009 www.richtek.com


1
RT8250N
Marking Information
RT8250NGSP : Product Number
RT8250N
GSPYMDNN YMDNN : Date Code

Table 1. Recommended Component Selection


VOUT (V) R1 (kΩ) R2 (kΩ) RC (kΩ) CC (nF) L (μH) COUT (μF)
15 153 10 30 3.9 33 22 x 2
10 97.6 10 20 3.9 22 22 x 2
8 76.8 10 15 3.9 22 22 x 2
5 45.3 10 13 3.9 15 22 x 2
3.3 26.1 10 6.8 3.9 10 22 x 2
2.5 16.9 10 6.2 3.9 6.8 22 x 2
1.8 9.53 10 4.3 3.9 4.7 22 x 2
1.2 3 10 3 3.9 3.6 22 x 2

Functional Pin Description


Pin No. Pin Name Pin Function
Bootstrap for High-Side Gate Driver. Connect a 10nF or greater ceramic capacitor
1 BOOT
from the BOOT pin to SW pin.
Voltage Supply Input. The input voltage range is from 4.75V to 23V. A suitable
2 VIN
large capacitor must be bypassed with this pin.
3 SW Switching Node. Connect the output LC filter between the SW pin and output load.
4, Ground. The exposed pad must be soldered to a large PCB and connected to
GND
9 (Exposed Pad) GND for maximum power dissipation.
Output Voltage Feedback Input. The feedback reference voltage is 0.925V
5 FB
typically.
Compensation Node. This pin is used for compensating the regulation control
6 COMP loop. A series RC network is required to be connected from COMP to GND. If it is
needed, an additional capacitor should be connected from COMP to GND.
Enable Input. A logic-high enables the converter, a logic low forces the converter
7 EN into shutdown mode reducing the supply current to less than 3μA. For automatic
startup, connect this pin to VIN with a 100kΩ pull up resistor.
Soft-Start Control Input. The soft-start period can be set by connecting a capacitor
8 SS
from the SS to GND. A 0.1μF capacitor sets the soft-start period to 13ms typically.

www.richtek.com DS8250N-01 November 2009


2
RT8250N
Function Block Diagram
VIN
Current Sense
Internal Oscillator Slope Comp Amplifier
Regulator 340kHz/110kHz + VA
Shutdown -
Comparator
VA VCC
1.2V + Foldback BOOT
- Control
S Q 100mΩ
5k
EN - SW
0.5V +
2.5V + +
- R Q 85mΩ
3V Lockout UV -
Comparator Comparator GND
Current
VCC
Comparator

7µA
0.925V +
SS + EA
-

FB COMP

Absolute Maximum Ratings (Note 1)


z Supply Voltage, VIN ------------------------------------------------------------------------------------------ −0.3V to 24V
z Switching Voltage, SW ------------------------------------------------------------------------------------- −0.3V to VIN + 0.3V
z BOOT Voltage ------------------------------------------------------------------------------------------------- (VSW − 0.3V) to (VSW + 6V)
z The Other Pins ------------------------------------------------------------------------------------------------ −0.3V to 6V
z Power Dissipation, PD @ TA = 25°C
SOP-8 (Exposed Pad) -------------------------------------------------------------------------------------- 1.333W
z Package Thermal Resistance (Note 4)
SOP-8 (Exposed Pad), θJA --------------------------------------------------------------------------------- 75°C/W
SOP-8 (Exposed Pad), θJC -------------------------------------------------------------------------------- 15°C/W
z Junction Temperature ---------------------------------------------------------------------------------------- 150°C
z Lead Temperature (Soldering, 10 sec.) ------------------------------------------------------------------ 260°C
z Storage Temperature Range ------------------------------------------------------------------------------- −65°C to 150°C
z ESD Susceptibility (Note 2)
HBM (Human Body Mode) --------------------------------------------------------------------------------- 2kV
MM (Machine Mode) ----------------------------------------------------------------------------------------- 200V

Recommended Operating Conditions (Note 3)


z Supply Voltage, VIN ------------------------------------------------------------------------------------------ 4.75V to 23V
z Enable Voltage, VEN ----------------------------------------------------------------------------------------- 0V to 5.5V
z Junction Temperature Range ------------------------------------------------------------------------------- −40°C to 125°C
z Ambient Temperature Range ------------------------------------------------------------------------------- −40°C to 85°C

DS8250N-01 November 2009 www.richtek.com


3
RT8250N
Electrical Characteristics
(VIN = 12V, TA = 25°C unless otherwise specified)
Param eter Symbol Test Conditions Min Typ Max Units
Shutdown Supply Current VEN = 0V -- 0.3 3 μA
Supply Current VEN = 3 V, V FB = 1.0V -- 0.7 1.2 mA
Feedback Voltage V FB 4.75V ≤ VIN ≤ 23V 0.900 0.925 0.950 V
Error Amplifier Transconductance G EA ΔIC = ±10μA -- 1250 -- μA/V
High-Side Switch On-Resistance RDS(ON)1 -- 100 -- mΩ
Low-Side Switch On-Resistance RDS(ON)2 -- 85 -- mΩ
High-Side Switch Leakage Current VEN = 0V, VSW = 0V -- 0 10 μA
Min. Duty Cycle
Upper Switch Current Limit -- 5.5 -- A
VBO OT – VSW =4.8V
Lower Switch Current Limit From Drain to Source -- 1.4 -- A
COMP to Current Sense
G CS -- 5.2 -- A/V
Transconductance
Oscillation Frequency fOSC1 300 340 380 kHz
Short Circuit Oscillation Frequency fOSC2 VFB = 0V -- 110 -- kHz
Maximum Duty Cycle DMAX VFB = 0.8V -- 90 -- %
Minimum On Time tON -- 200 -- ns
EN Logic-High Voltage V IH 2.7 -- -- V
Threshold Logic-Low Voltage V IL -- -- 0.4 V
Input Under Voltage Lockout
VIN Rising 3.8 4.2 4.5 V
Threshold
Input Under Voltage Lockout
-- 200 -- mV
Threshold H ysterisis
Soft-Start Current VSS = 0V -- 7 -- μA
Soft-Start Period CSS = 0.1μF -- 13 -- ms
Thermal Shutdown TSD -- 150 -- °C

Note 1. Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for
stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended
periods may remain possibility to affect device reliability.
Note 2. Devices are ESD sensitive. Handling precaution is recommended.
Note 3. The device is not guaranteed to function outside its operating conditions.
Note 4. θJA is measured in the natural convection at TA = 25°C on a high effective four layers thermal conductivity test board of
JEDEC 51-7 thermal measurement standard. The case position of θJA is on the exposed pad of the package.

To be continued
www.richtek.com DS8250N-01 November 2009
4
RT8250N
Typical Operating Characteristics
Efficiency vs. Output Current Output Voltage vs. Output Current
100 3.33
90 3.32
VIN = 23V
80 3.31
VIN = 12V

Output Voltage (V)


70 3.30
VIN = 4.75V
Efficiency (%)

VIN = 4.75V
60 3.29
50 3.28
40 3.27 VIN = 12V
30 3.26 VIN = 23V
20 3.25
10 3.24
VOUT = 3.3V VOUT = 3.3V
0 3.23
0 0.5 1 1.5 2 2.5 3 0 0.5 1 1.5 2 2.5 3
Output Current (A) Output Current (A)

Reference Voltage vs. Input Voltage Reference Voltage vs. Temperature


0.932 0.940

0.930 0.935
Reference Voltage (V)
Reference Voltage (V)

0.928 0.930

0.926 0.925

0.924 0.920

0.922 0.915

VOUT = 3.3V, IOUT = 0A VIN = 6V, VOUT = 3.3V


0.920 0.910
4 6 8 10 12 14 16 18 20 22 24 -50 -25 0 25 50 75 100 125
Input Voltage (V) Temperature (°C)

Frequency. vs. Input Voltage Frequency vs. Temperature


350 350
345 345
340 340
Frequency (kHz)
Frequency (kHz)

335 335
330 330
325 325
320 320
315 315
310 310
305 305
VOUT = 3.3V, IOUT = 0A VIN = 12V, VOUT = 3.3V, IOUT = 0A
300 300
4 6 8 10 12 14 16 18 20 22 24 -50 -25 0 25 50 75 100 125
Input Voltage (V) Temperature (°C)

DS8250N-01 November 2009 www.richtek.com


5
RT8250N

Current Limit vs. Duty Cycle Current Limit vs. Temperature


7.0 7.0

6.5 6.5

6.0 6.0
Current Limit (A)

Current Limit (A)


5.5 5.5

5.0 5.0

4.5 4.5

4.0 4.0

3.5 3.5
VOUT = 3.3V VIN = 12V, VOUT = 3.3V
3.0 3.0
0 10 20 30 40 50 60 70 80 90 100 -50 -25 0 25 50 75 100 125
Duty Cycle (%) Temperature (°C)

Power On from EN Power Off from EN

VEN VEN
(5V/Div) (5V/Div)

VOUT VOUT
(2V/Div) (2V/Div)

IOUT IOUT
(2A/Div) (2A/Div)

VIN = 12V, VOUT = 3.3V, IOUT = 3A VIN = 12V, VOUT = 3.3V, IOUT = 3A

Time (5ms/Div) Time (1ms/Div)

Power On from VIN Switching

VOUT
(10mV/Div)

VIN
(5V/Div)
VSW
(10V/Div)
VOUT
(2V/Div)

IL IL
(2A/Div) (2A/Div)
VIN = 12V, VOUT = 3.3V, IOUT = 3A VIN = 12V, VOUT = 3.3V, IOUT = 3A

Time (5ms/Div) Time (1μs/Div)

www.richtek.com DS8250N-01 November 2009


6
RT8250N

Load Transient Response Load Transient Response

VOUT VOUT
(200mV/Div) (200mV/Div)

IOUT IOUT
(2A/Div) (2A/Div)

VIN = 12V, VOUT = 3.3V, IOUT = 0A to 1.5A VIN = 12V, VOUT = 3.3V, IOUT = 0A to 3A

Time (100μs/Div) Time (100μs/Div)

DS8250N-01 November 2009 www.richtek.com


7
RT8250N
Application Information
The RT8250N is a synchronous high voltage buck converter can be programed by the external capacitor between SS
that can support the input voltage range from 4.75V to pin and GND. The chip provides a 7μA charge current for
23V and the output current can be up to 3A. the external capacitor. If a 0.1μF capacitor is used to set
the soft-start and its period will be 13ms(typ.).
Output Voltage Setting
The resistive divider allows the FB pin to sense the output Inductor Selection
voltage as shown in Figure 1. The inductor value and operating frequency determine the
V OUT ripple current according to a specific input and output
voltage. The ripple current ΔIL increases with higher VIN
R1
FB
and decreases with higher inductance.

ΔIL = ⎡⎢ OUT ⎤⎥ × ⎡⎢1− OUT ⎤⎥


RT8250N R2 V V
GND ⎣ f ×L ⎦ ⎣ VIN ⎦

Having a lower ripple current reduces not only the ESR


Figure 1. Output Voltage Setting
losses in the output capacitors but also the output voltage
The output voltage is set by an external resistive divider ripple. High frequency with small ripple current can achieve
according to the following equation : highest efficiency operation. However, it requires a large
inductor to achieve this goal.
VOUT = VFB ⎛⎜ 1+ R1 ⎞⎟
⎝ R2 ⎠ For the ripple current selection, the value of ΔI L =
Where VFB is the feedback reference voltage (0.925V typ.). 0.2375(IMAX) will be a reasonable starting point. The largest
ripple current occurs at the highest VIN. To guarantee that
External Bootstrap Diode the ripple current stays below the specified maximum,
Connect a 10nF low ESR ceramic capacitor between the the inductor value should be chosen according to the
BOOT pin and SW pin. This capacitor provides the gate following equation :
driver voltage for the high side MOSFET.
⎡ VOUT ⎤ ⎡ VOUT ⎤
L =⎢ ⎥ × ⎢1 − ⎥
It is recommended to add an external bootstrap diode ⎣ f × Δ IL(MAX) ⎦ ⎣ VIN(MAX) ⎦
between an external 5V and the BOOT pin for efficiency
improvement when input voltage is lower than 5.5V or duty Inductor Core Selection
ratio is higher than 65%. The bootstrap diode can be a The inductor type must be selected once the value for L
low cost one such as 1N4148 or BAT54. is known. Generally speaking, high efficiency converters
can not afford the core loss found in low cost powdered
The external 5V can be a 5V fixed input from system or a
iron cores. So, the more expensive ferrite or
5V output of the RT8250N.The external boot volatge must
mollypermalloy cores will be a better choice.
be lower than 5.5V. 5V
The selected inductance rather than the core size for a
BOOT fixed inductor value is the key for actual core loss. As the
RT8250N 10nF inductance increases, core losses decrease. Unfortunately,
SW
increase of the inductance requires more turns of wire
and therefore the copper losses will increase.
Figure 2. External Bootstrap Diode
Ferrite designs are preferred at high switching frequency
Soft-Start due to the characteristics of very low core losses. So,
The RT8250N contains an external soft-start clamp that design goals can focus on the reduction of copper loss
gradually raises the output voltage. The soft-start timming and the saturation prevention.

www.richtek.com DS8250N-01 November 2009


8
RT8250N
Ferrite core material saturates “hard”, which means that The output ripple will be highest at the maximum input
inductance collapses abruptly when the peak design
voltage since ΔIL increases with input voltage. Multiple
current is exceeded. The previous situation results in an
capacitors placed in parallel may be needed to meet the
abrupt increase in inductor ripple current and consequent
ESR and RMS current handling requirement. Dry tantalum,
output voltage ripple.
special polymer, aluminum electrolytic and ceramic
Do not allow the core to saturate! capacitors are all available in surface mount packages.
Different core materials and shapes will change the size/ Special polymer capacitors offer very low ESR value.
current and price/current relationship of an inductor. However, it provides lower capacitance density than other
types. Although Tantalum capacitors have the highest
Toroid or shielded pot cores in ferrite or permalloy materials
capacitance density, it is important to only use types that
are small and do not radiate energy. However, they are
pass the surge test for use in switching power supplies.
usually more expensive than the similar powdered iron
Aluminum electrolytic capacitors have significantly higher
inductors. The rule for inductor choice mainly depends
ESR. However, it can be used in cost-sensitive applications
on the price vs. size requirement and any radiated field/
for ripple current rating and long term reliability
EMI requirements.
considerations. Ceramic capacitors have excellent low
CIN and COUT Selection ESR characteristics but can have a high voltage coefficient
and audible piezoelectric effects. The high Q of ceramic
The input capacitance, C IN, is needed to filter the
capacitors with trace inductance can also lead to significant
trapezoidal current at the source of the high side MOSFET.
ringing.
To prevent large ripple current, a low ESR input capacitor
sized for the maximum RMS current should be used. The Higher values, lower cost ceramic capacitors are now
RMS current is given by : becoming available in smaller case sizes. Their high ripple
current, high voltage rating and low ESR make them ideal
V VIN
IRMS = IOUT(MAX) OUT −1 for switching regulator applications. However, care must
VIN VOUT
be taken when these capacitors are used at input and
This formula has a maximum at VIN = 2VOUT, where output. When a ceramic capacitor is used at the input
I RMS = I OUT/2. This simple worst-case condition is and the power is supplied by a wall adapter through long
commonly used for design because even significant wires, a load step at the output can induce ringing at the
deviations do not offer much relief. input, VIN. At best, this ringing can couple to the output
Choose a capacitor rated at a higher temperature than and be mistaken as loop instability. At worst, a sudden
required. Several capacitors may also be paralleled to inrush of current through the long wires can potentially
meet size or height requirements in the design. cause a voltage spike at VIN large enough to damage the
part.
For the input capacitor, a 10μF x 2 low ESR ceramic
capacitor is recommended. For the recommended
Checking Transient Response
capacitor, please refer to table 3 for more detail.
The regulator loop response can be checked by looking
The selection of COUT is determined by the required ESR at the load transient response. Switching regulators take
to minimize voltage ripple. several cycles to respond to a step in load current. When
Moreover, the amount of bulk capacitance is also a key a load step occurs, VOUT immediately shifts by an amount
for COUT selection to ensure that the control loop is stable. equal to ΔILOAD (ESR) also begins to charge or discharge
Loop stability can be checked by viewing the load transient COUT generating a feedback error signal for the regulator
response as described in a later section. to return VOUT to its steady-state value. During this recovery
time, VOUT can be monitored for overshoot or ringing that
The output ripple, ΔVOUT , is determined by :
would indicate a stability problem.
ΔVOUT ≤ ΔIL ⎡⎢ESR + 1 ⎤
⎣ 8fCOUT ⎥⎦

DS8250N-01 November 2009 www.richtek.com


9
RT8250N
Thermal Considerations Layout Consideration
For continuous operation, do not exceed the maximum Follow the PCB layout guidelines for optimal performance
operation junction temperature 125°C. The maximum of the RT8250N.
power dissipation depends on the thermal resistance of ` Keep the traces of the main current paths as short and
IC package, PCB layout, the rate of surroundings airflow wide as possible.
and temperature difference between junction to ambient.
` Put the input capacitor as close as possible to the device
The maximum power dissipation can be calculated by
pins (VIN and GND).
following formula :
` SW node is with high frequency voltage swing and
PD(MAX) = ( TJ(MAX) - TA ) / θJA
should be kept at small area. Keep sensitive
Where T J(MAX) is the maximum operation junction components away from the SW node to prevent stray
temperature, TA is the ambient temperature and the θJA is capacitive noise pick-up.
the junction to ambient thermal resistance.
` Place the feedback components to the FB pin and
For recommended operating conditions specification of COMP pin as close as possible.
RT8250N, the maximum junction temperature is 125°C.The
` The GND pin and Exposed Pad should be connected to
junction to ambient thermal resistance θJA is layout
a strong ground plane for heat sinking and noise
dependent. For PSOP-8 package, the thermal resistance
protection.
θJA is 75°C/W on the standard JEDEC 51-7 four-layers
thermal test board. The maximum power dissipation at TA Input capacitor must be placed
as close to the IC as possible.
= 25°C can be calculated by following formula : GND V IN SW
CS The feedback
PD(MAX) = (125°C − 25°C) / (75°C/W) = 1.333W for C IN
components must be
connected as close to
PSOP-8 package the device as possible.
BOOT 8 SS CC
The maximum power dissipation depends on operating VIN 2 7 EN
L1 GND
ambient temperature for fixed T J(MAX) and thermal V OUT SW 3 6 COMP RC
CP
resistance θJA.For RT8250N package, the Figure 3 of C OUT GND 4 5 FB
R1
derating curve allows the designer to see the effect of
V OUT
rising ambient temperature on the maximum power SW should be connected to inductor by R2
wide and short trace. Keep sensitive
dissipation allowed. components away from this trace. GND

1.6
Four Layers PCB Figure 4. PCB Layout Guide
Maximum Power Dissipation (W)

1.4

1.2

1.0

0.8

0.6

0.4

0.2

0.0
0 25 50 75 100 125
Ambient Temperature (°C)

Figure 3. Derating Curve for RT8250N Package

www.richtek.com DS8250N-01 November 2009


10
RT8250N
Table 2. Suggested Inductors for Typical Application Circuit
Component Supplier Series Dimensions (mm)
TDK VLF10045 10 x 9.7 x 4.5
TAIYO YUDEN NR8040 8x8x4

Table 3. Suggested Capacitors for CIN and COUT


Component Supplier Part No. Capacitance (μF) Case Size
MURATA GRM31CR61E106K 10 1206
TDK C3225X5R1E106K 10 1206
TAIYO YUDEN TMK316BJ106ML 10 1206
MURATA GRM31CR60J476M 47 1206
TDK C3225X5R0J476M 47 1210

TAIYO YUDEN EMK325BJ476MM 47 1210

MURATA GRM32ER71C226M 22 1210


TDK C3225X5R1C226M 22 1210

Richtek Technology Corporation Richtek Technology Corporation


Headquarter Taipei Office (Marketing)
5F, No. 20, Taiyuen Street, Chupei City 8F, No. 137, Lane 235, Paochiao Road, Hsintien City
Hsinchu, Taiwan, R.O.C. Taipei County, Taiwan, R.O.C.
Tel: (8863)5526789 Fax: (8863)5526611 Tel: (8862)89191466 Fax: (8862)89191465
Email: [email protected]

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit
design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be
guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.

DS8250N-01 November 2009 www.richtek.com


11
RT8250N
Outline Dimension
H
A

EXPOSED THERMAL PAD Y


(Bottom of Package)
J X B

C
I
D

Dimensions In Millimeters Dimensions In Inches


Symbol
Min Max Min Max
A 4.801 5.004 0.189 0.197
B 3.810 4.000 0.150 0.157
C 1.346 1.753 0.053 0.069
D 0.330 0.510 0.013 0.020
F 1.194 1.346 0.047 0.053
H 0.170 0.254 0.007 0.010
I 0.000 0.152 0.000 0.006
J 5.791 6.200 0.228 0.244
M 0.406 1.270 0.016 0.050
X 2.000 2.300 0.079 0.091
Option 1
Y 2.000 2.300 0.079 0.091
X 2.100 2.500 0.083 0.098
Option 2
Y 3.000 3.500 0.118 0.138

8-Lead SOP (Exposed Pad) Plastic Package

www.richtek.com DS8250N-01 November 2009


12

You might also like