DPSD CS8351 U1 PDF
DPSD CS8351 U1 PDF
DPSD CS8351 U1 PDF
This document is confidential and intended solely for the educational purpose of
RMK Group of Educational Institutions. If you have received this document
through email in error, please notify the system manager. This document
contains proprietary information and is intended only to the respective group /
learning community as intended. If you are not the addressee you should not
disseminate, distribute or copy through e-mail. Please notify the sender
immediately by e-mail if you have received this document by mistake and delete
this document from your system. If you are not the intended recipient you are
notified that disclosing, copying, distributing or taking any action in reliance on
the contents of this information is strictly prohibited.
CS8351 DIGITAL
PRINCIPLES AND SYSTEM
DESIGN
Department: COMPUTER SCIENCE AND ENGINEERING
Batch/Year: BATCH 2019-23/II
Created by:
Dr. Sandra Johnson, Professor, CSE, RMKEC
Dr. S Selvi , Professor, CSE, RMKEC
Dr. B PrathushaLaxmi , ASP, IT, RMKEC
Dr. M A Berlin , ASP, CSE, RMDEC
Ms. J Geethapriya , AP, CSE, RMDEC
Dr. V Prasanna Srinivasan , ASP, IT, RMDEC
Ms P Prem Priya , AP, CSE, RMKCET
1 Contents 5
2 Course Objectives 6
6 CO-PO/PSO Mapping 14
Lecture Plan (S.No., Topic, No. of Periods, Proposed
7 date, Actual Lecture Date, pertaining CO, Taxonomy 16
level, Mode of Delivery)
8 Activity based learning 18
Lecture Notes ( with Links to Videos, e-book reference,
9 20
PPTs, Quiz and any other learning materials )
Assignments ( For higher level learning and Evaluation
10 144
- Examples: Case study, Comprehensive design, etc.,)
11 Part A Q & A (with K level and CO) 147
18 Mini Project
Course Objectives
COURSE OBJECTIVES
To design digital circuits using simplified Boolean
functions.
To analyze and design combinational circuits.
To analyze and design synchronous sequential
circuits.
To analyze and design asynchronous sequential
circuits.
To understand Programmable Logic Devices.
To write HDL code for combinational and sequential
circuits.
PRE REQUISITES
PRE REQUISITES
SUBJECT CODE: NIL
SUBJECT NAME:
Syllabus
Syllabus
CS8351 DIGITAL PRINCIPLES AND SYSTEM DESIGN LTPC
4004
OBJECTIVES:
• To design digital circuits using simplified Boolean functions
• To analyze and design combinational circuits
• To analyze and design synchronous and asynchronous sequential circuits
• To understand Programmable Logic Devices
• To write HDL code for combinational and sequential circuits
TOTAL : 60 PERIODS
Course Outcomes
Course Outcomes
Course Description Knowledge
Outcomes Level
Design Digital Circuits using simplified Boolean
CO1 K4
functions
CO2 Analyze and Design Combinational Circuits K4
K6 Evaluation
K5 Synthesis
K4 Analysis
K3 Application
K2 Comprehension
K1 Knowledge
CO – PO/PSO Mapping
CO – PO /PSO Mapping Matrix
CO PO PO PO PO PO PO PO PO PO PO PO PO PS PS PS
1 2 3 4 5 6 7 8 9 10 11 12 O1 O2 03
1 3 2 1 1 3
2 3 3 2 2 3
3 3 3 2 2 3
4 3 3 2 2 3
5 3 3 2 2 3
6 3 2 1 1 3
Lecture Plan
Unit I
Lecture Plan – Unit 1 - BOOLEAN ALGEBRA
AND LOGIC GATES
Sl. Topic Numbe Proposed Actual CO Taxo Mode
No r of Date Lecture nomy of
. Period Date Level Deliver
s y
1 Number 1 15/6/2020 15/6/2020 CO1 K3 PPT /
Systems Online
Lecture
2 Arithmetic 1 15/6/2020 15/6/2020 CO1 K3 PPT /
Operations Online
Lecture
3 Binary 2 22/6/2020 22/6/2020 CO1 K3 PPT /
Codes- Online
Boolean Lecture
Algebra and
Logic Gates -
Theorems
and
Properties of
Boolean
Algebra
4 Boolean 2 23/6/2020 23/6/2020 CO1 K3 PPT /
Functions - Online
Canonical Lecture
and Standard
Forms
5 Simplification 4 26/6/2020 26/6/2020 CO1 K5 PPT /
of Boolean & & Online
Functions 29/6/2020 29/6/2020 Lecture
using
Karnaugh
Map
6 Logic Gates 2 01/7/2020 01/7/2020 CO1 K3 PPT /
– NAND and Online
NOR Lecture
Implementati
ons
Activity Based Learning
Unit I
Activity Based Learning
Sl. No. Contents Page No.
Digital
Digital Systems
Digital System is a interconnection of digital modules.
All communications within the system are carried out in digital manner.
1. Digital Systems
Advantages of digital systems
1. Easy to design: Since the circuits used in a digital system are switching circuits
and there is no need of exact values of voltage and current.
2. Storage: The storage of digital information is easy.
3. Precision: Can increase the number of digits simply by adding switching
circuits.
4. Noise: Less affected by noise, since can easily distinguish the binary ‘0’ and
binary ‘1’ signal.
5. In digital IC’s, a large number of digital circuits can be incorporated compared
to analog ICs.
6. Simple, inexpensive and safe implementation of complex data processing
algorithms.
7. Simple design and implementation procedures.
8. High immunity to noise. Each digital component behaves as a filter eliminating
the noise on its inputs.
Number System
LSD
MSD Radix Point
22 21 20 2-1 2-2
.
LSB
MSB Radix Point
2. Number Systems
Octal Number System
• Base or radix of octal number system is 8 because it uses 8 digits and the
coefficients are multiplied by powers of 8.
• The coefficients are any of the 8 digits (0-7)
82 81 80 8-1 8-2
LSD
MSD Radix Point
LSD
MSD Radix Point
Number System Conversions
1. Divide the dividend, that is, the decimal number by two and obtain the
quotient and remainder.
2. Divide the quotient by two and obtain the new quotient and remainder.
4. The first remainder produced is the least significant bit (LSB) in the
binary number and the last remainder is the most significant bit (MSB).
Accordingly, the binary number is then written (from left to right) with
the MSB occurring first (list the remainder values in reverse order).
This is the binary equivalent.
Examples:
i) (254)10 = (?)2
Fractional Part
Note: Multiplication is continued until the fractional part becomes zero or until the
number of digits have sufficient accuracy.
Therefore, answer is (a7a6a5a4a3a2a1a0) = (11111110.0)2
2. Decimal Number System to Octal Number System
1. Divide the dividend, that is, the decimal number by 8 and obtain the
quotient and remainder.
2. Divide the quotient by 8 and obtain the new quotient and remainder.
3. Repeat step 2 until the quotient is equal to zero (0).
4. The first remainder produced is the least significant bit (LSB) in the
octal number and the last remainder is the most significant bit
(MSB). Accordingly, the octal number is then written (from left to
right) with the MSB occurring first (list the remainder values in
reverse order). This is the octal equivalent.
3. Number System Conversions
Examples:
i) (41)10 = (?)8
Fractional part
1. Divide the dividend, that is, the decimal number by 16 and obtain the
quotient and remainder.
2. Divide the quotient by 16 and obtain the new quotient and remainder.
3. Repeat step 2 until the quotient is equal to zero (0).
4. The first remainder produced is the least significant bit (LSB) in the
hexadecimal number and the last remainder is the most significant bit
(MSB). Accordingly, the hexadecimal number is then written (from left
to right) with the MSB occurring first (list the remainder values in
reverse order). This is the hexadecimal equivalent.
Examples:
i) (687)10 = (?)16
Fractional part
1. Divide the dividend, that is, the decimal number by ‘r’ and obtain the
quotient and remainder.
2. Divide the quotient by ‘r’ and obtain the new quotient and remainder.
3. Repeat step 2 until the quotient is equal to zero (0).
4. The first remainder produced is the least significant bit (LSB) in the
radix ‘r’ number and the last remainder is the most significant bit
(MSB). Accordingly, the radix ‘r’ number is then written (from left to
right) with the MSB occurring first (list the remainder values in reverse
order). This is the radix ‘r’ system equivalent.
3. Number System Conversions
Examples:
i) (687)10 = (?)5
Fractional part
Examples
i) (7472)8 = (?)2
(7472)8 = (111100111010)2
ii) (370.526)8 = (?)2
(370.526)8 = (011111000101010110)2
3. Number System Conversions
2. Hexadecimal Number System to Binary Number System
Examples:
i) (B44B)16 = (?)2
(B44B)16 = (1011010001001011)2
ii) (DF8.28)16 = (?)2
(DF8.28)16 = (11011111100000101000?)2
3. Number System Conversions
Binary Number System to Other Number Systems
1. Break the binary digits into groups of three starting from the binary point
and convert each group into its appropriate octal digit.
2. For whole numbers, it may be necessary to add zeros as the MSB, in order to
complete a grouping of three bits. Note that this does not change the value of
the binary number.
3. For Fractional part, it may be necessary to add zeros as the LSB, in order to
complete a grouping of three bits.
Examples
i) (010110101000)2 = (?)8
(010110101000)2 = (2650)8
(10101.1101)2 = (25.64)8
3. Number System Conversions
2. Binary Number System to Hexadecimal Number System
1. Break the binary digits into groups of four starting from the binary
point and convert each group into its appropriate hexadecimal digit.
2. For whole numbers, it may be necessary to add zeros as the MSB, in order to
complete a grouping of four bits. Note that this does not change the value of
the binary number.
3. For Fractional part, it may be necessary to add zeros as the LSB, in order to
complete a grouping of four bits.
Examples
i) (101100111)2 = (?)16
(101100111)2 = (167)16
ii) (1011110011.00110010)2 = (?)16
(1011110011.00110010)2 = (2F3.32)16
3. Number System Conversions
Other Number System Conversions
1. Octal Number System to Hexadecimal Number System
Example
i) (3472.56)8 = (?)16
(3472.56)8 = (73A.B8)16
3. Number System Conversions
2. Hexadecimal Number System to Octal Number System
Example
i) (D43E.5A)16 = (?)8
(D43E.5A)16 = (152076.264)8
1
2
6
7
8
10
Across Down
3. Each hexadecimal digit converts to binary digits. 1. In binary number system, first digit bit from right
4. The code represents alphanumeric characters to left is termed as
as seven-bit binary numbers. 2. Which numbering system can only represent the
5. The necessary condition for a weighted code to 10 decimal digits
be self complemented is that the sum of its 7. Digital electronics is based on which numbering
weights must be equal to system
6. The parameter through which 16 distinct values
can be represented is known as
8. Name of the number system which includes
both numbers and alphabets
9. Any signed negative binary number is
recognized by its
10. The number system which contain 5 symbols
0, 1, 2, 3 and 4, is
GAMES
https://games.penjee.com/binary-numbers-game/
https://games.penjee.com/binary-bonanza/
Activity-Sudoku for Hexa Decimal
Numbers
The rules of the game are simple: each of the 16 blocks has to contain all the
numbers 1-9,A-F within its squares. Each number can only appear once in a row,
column or box.
i. Each row should have the numbers 1-9,A-F.
ii. Each Column should have the numbers 1-9,A-F.
iii. Each of the sixteen 4X4 squares should have the numbers 1-9,A-F.
Lets Find !
1 C 7 2 F
2 A 7 D 5 1
3 9 8 D 1 0 2
A 3 C 8
6 3 2 C 4 7 9 F
E 2 4 1 8 7
9 6 8 D 3 A C E 2
B 0 9 E A C 5
A 3 D 5 9 1 E
8 6 E 3 F 1 7 0 5
1 2 D C 4 6
4 F 6 9 E 5 A 8
A C 4 2
6 0 F E 9 8 4
1 9 A 5 B E
1 C 0 3 7
4. Binary Arithmetic
In computers, numbers are represented in binary form. The arithmetic operations
performed by a computer therefore involves binary numbers.Binary arithmetic is
essential part of all the digital computers and many other digital system.In binary
number system there are only 2 digits 0 and 1, and any number can be represented by
these two digits.
Example: Electricity is Either On or Off.
1=On
0=Off
Types of Binary Arithmetic Operations
Arithmetic in binary is much like arithmetic in other numeral systems.
• Addition
• Subtraction
• Multiplication
• Division
Binary arithmetic operation starts from the least significant bit i.e. from the right most
side.
Binary Addition
It is a key for binary subtraction, multiplication, division. The four rules of binary
addition are as follows.
● 0+0=0
● 0+1=1
● 1+0=1
● 1 + 1 = 0 (carry 1 to the next significant bit)
Example Perform Addition
1 1 1 1
1 1 1
i) 13= 1 1 0 12 ii) 1 1 1 1 02
5= 0 1 0 12 + 1 1 0 02
------------------------------ ------------------------
1 0 0 1 02
1 0 1 0 1 02
4. Binary Arithmetic
Binary Subtraction
Normally the borrow method is used. The four rules of binary subtraction are as
follows
● 0–0=0
● 0 – 1 = 1, borrow 1 from the next more significant bit
● 1–0=1
● 1–1=0
Example: if a = 11012 , b = 1012 , find a - b
13= 1 1 0 12
- 5= 0 1 0 12
---------------------
--
1 0 0 02
1 0 1 1 02
- 1 0 0 12
------------------------
0 0 1 0 12
10
0 0 1 10 0 10
10
1 1 0 0 1 1 02
- 1 1 1 1 0 12
-----------------------------
1 0 1 0 0 12
4. Binary Arithmetic
Binary Multiplication
Binary multiplication may sound like it would be more difficult than binary addition
or subtraction – but is actually a simple process. The rules are as follows.
● 0×0=0
● 1×0=0
● 0×1=0
● 1×1=1 (there is no carry or borrow for this)
When performing binary multiplication, remember the following rules.
1.Copy the multiplicand when the multiplier digit is 1. Otherwise, write a row of
zeros.
2.Shift the results one column to the left for a new multiplier digit.
3.Add the results using binary addition to find the product.
Example: if a = 1000012 , b = 1012 , find a x b
100001
101
-----------------
100001
000000+
100001++
--------------------
1 0 1 0 0 1 0 12
--------------------
110 ) 1 1 1 0 0 1 1 0 (1001102
110
------------- Quotient
Divisor
10 0
11 0
-------
10 01
1 10
----------
111
110
---------
Remainder
1
02 using complements
Note:Perform subtraction
Exercise Problems
2.
3. If the numbers sixteen and nine are added in binary form, will the answer be any
different than if the same quantities are added in decimal form? Explain.[CO1,K3]
Ans:
5. Unsigned and Signed Binary Numbers
Variables such as integers can be represent in two ways
• Signed
• Unsigned.
Signed numbers use sign flag or can be distinguish between negative values and
positive values.
unsigned numbers stores only positive numbers but not negative numbers.
To represent negative integers, it requires a notation for negative values.
In ordinary arithmetic,
• Negative number is indicated by a (-) sign
• Positive number by a (+) sign.
With hardware limitations, computers represents everything with binary digits,
commonly referred to as bits. The convention is to make the sign bit
• 0 for positive
• I for negative.
For example,
the string of bits 01001 represents
• 9 (unsigned binary) or
• +9 (signed binary) ; leftmost bit is 0.
the string of bits 11001 represent the
• 25 (unsigned binary) or
• - 9 (signed binary) ; leftmost bit is 1.
In each case: left-most bit indicates sign: positive (0) or negative (1).
Can’t include the sign bit in ‘Addition’
0 0001110 1410
1 0001110 -1410
5. Representation of Signed Binary Numbers:
There are three types of representations for signed binary numbers. Because of
extra signed bit, binary number zero has two representation, either positive (0) or
negative (1)
• Sign-Magnitude form
• 1’s complement form
• 2’s complement form
Sign-Magnitude form
For n bit binary number, 1 bit is reserved for sign symbol. If the value of sign bit is
0, then the given number will be positive, else if the value of sign bit is 1, then the
given number will be negative.
S MAGNITUDE(BINARY)
Magnitude numbers
if MSB is 0,
the number is positive(+)
+0 0 00000
Examples -0 1 00000
+31 0 11111
-31 1 11111
6. Complement Representation
Complements are used in digital computers to simplify the subtraction operation and
for logical manipulation. There are Two types of complements for each base-r
system:
• the diminished radix(r -1)'s complement
(i) +5 = 0 0101
(ii) Take 1’s complement of 0 0101 and that is 1 1010. MSB is 1 which indicates that
number is negative.
+7 0111
+6 0110
+5 0101
+4 0100
+3 0011
+2 0010
+1 0001
+0 0000
−0 1111
−1 1110
−2 1101
−3 1100
−4 1011
−5 1010
−6 1001
−7 1000
Simply invert each bit of given binary number, so 1’s complement of given number
will be 01010010.
(i) +5 = 0 0101
(ii) Take 2’s complement of 0 0101 and that is 1 1011. MSB is 1 which indicates that
number is negative.
+7 0111
+6 0110
+5 0101
+4 0100
+3 0011
+2 0010
+1 0001
+0 0000
−1 1111
−2 1110
−3 1101
−4 1100
−5 1011
−6 1010
−7 1001
9 ’s complement form
The 9’s complement of a decimal number is the subtraction of it's each
digits from 9.
Example Find 9’s complement of decimal number 456.
= 999
-456
-------------
5 4 310
-------------
10 ’s complement form
The 10’s complement of a decimal number is the adding 1 to the result
of 9’s complement .
3. If carry comes in the MSB , remove the carry and add it to the result.
3. If no carry then the result will be in 1’s complement form. Calculate 1’s
complement of final value and assign –ve sign to the result.
1. This can be easily obtained by simply inverting each bit in the number
2. This subtraction can be done with an binary adder. Thus ,it is useful in arithmetic
logic circuits.
7. Binary Arithmetic Using Complement
Subtraction Using 1’s Complement
Solve:101012 - 10012 = ?
Objective :
101012 - 10012 = ?
Input Data :
Binary Input 1 = 10101
Binary Input 2 = 1001
Work with Steps :
101012 + (- 010012)
(- 10012)=>1’s(010012)
= 10110
10101
+ 10110
1 01011
iii) If carry comes in the MSB , remove the carry and add it to the result.
01011
+ 1
01100
7. Binary Arithmetic Using Complement
Subtraction Using 1’s Complement
Solve:10012 - 101012 = ?
Objective :
10012 - 101012 = ?
Input Data :
Binary Input 1 = 1001
Binary Input 2 = 10101
Work with Steps :
010012 + (- 101012)
(- 101012)=>1’s(101012)
= 010102
01001
+ 01010
0 10011
iii) If no carry then the result will be in 1’s complement form. Calculate 1’s
complement of final value and assign –ve sign to the result.
1’s(10011)
- 01100
7. Binary Arithmetic Using Complement
Subtraction Using 2’s Complement:
3. The result will be in 2’s complement form. Calculate 2’s complement of final value
and assign –ve sign to the result.
It is optimally simple to implement adders that can do signed arithmetic when 2’s
complement notation is used.
101012 + (- 010012)
(- 10012)=>1’s(010012)
= 10111
10101
+ 10111
1 01100
01100
7. Binary Arithmetic Using Complement
Subtraction Using 2’s Complement:
Solve: 10012 - 101012 = ?
Objective :
10012 - 101012 = ?
Input Data :
Binary Input 1 = 1001
Binary Input 2 = 10101
Work with Steps :
010012 + (- 101012)
2’s(- 101012)=>1’s(101012)+1
= 010112
01001
+ 01011
0 10100
iii) If no carry then the result will be in 2’s complement form. Calculate 2’s
complement of final value and assign –ve sign to the result.
2’s(10100)
- 011002
8. Decimal Arithmetic Using Complement
Steps Subtraction using 9’s complement
2110 + (- 1810)
(- 1810)=>9’s( -1810)
=99-18
=81
+ 81
1 02
0 2
+ 1
0 310
8. Decimal Arithmetic Using Complement
Subtraction Using 9’s Complement:
Solve : 1810 - 2110= ?
Objective :
1810 - 2110= ?
Input Data :
Binary Input 1 = 1810
1810 + (- 2110)
(- 2110)=>9’s( -2110)
=99-21
=78
18
+ 78
0 96
iii) If no carry then the result will be in 9’s complement form. Calculate 9’s
complement of final value and assign –ve sign to the result.
9 9
- 9 6
- 0 310
8. Decimal Arithmetic Using Complement
Subtraction Using 10’s Complement:
Solve:101012 - 10002 = ?
Objective :
101012 - 10002 = ?= 2110- 1810
Input Data :
Binary Input 1 = 2110
2110 + (- 1810)
(- 1810)=>10’s( -1810)
= 9 9 -1 8 + 1= 8 2
21
+ 82
1 03
0 310
8. Decimal Arithmetic Using Complement
Subtraction Using 10’s Complement:
Solve:10002 - 101012= ?
Objective :
10002 - 101012= ?= 1810 - 2110
Input Data :
Binary Input 1 = 1810
1810 + (- 2110)
(- 2110)=>10’s( -2110)
= 9 9 -2 1 + 1= 7 9
18
+ 79
0 97
iii) The result will be in 10’s complement form. Calculate 10’s complement of final
value and assign –ve sign to the result.
10’s(9 7) =9 9 - 9 7 + 1
= 0 310
Exercise Problems
1. Find the 9’s and 10's complement of the following 6-digit decimal
numbers:[CO1,K2]
123900;
090657;
100000;
and 000000.
2. Find the I's and 2's complements of the following 8-digit binary
numbers:[CO1,K2]
10101110;
10000001;
10000000;
00000001; and 00000000.
3. Perform subtraction with the following unsigned decimal numbers by taking the
9’s and 10's complement of the subtrahend.[CO1,K3]
(a) 5250 - 1321
(b) 1753 - 8640
4.Perform the arithmetic operations (+42) + (-13) and (-42) - (-13) in binary using
the signed-2's-complement representation for negative numbers [CO1,K3]
The (r - 1)'s complement of base-6 numbers is called the 5's complement.
(a) Determine a procedure for obtaining the 5's complement of base-6 numbers.
(b) Obtain the 5's complement of (543210)6.[CO1,K3]
(c) Design a 3-bit code to represent each of the six digits of the base-6 number
system.[CO1,K3]
Make the binary code self-complementing so that the 5's complement is obtained by
changing 1's to O's and O's to l's in all the bits of the coded number. [CO1,K3]
9. Binary Coded Decimal - Arithmetic
Binary-Coded Decimal (BCD) is a class of binary encodings of decimal numbers
where each digit is represented by a fixed number of bits, usually four or eight.
Sometimes, special bit patterns are used for a sign or other indications (e.g. error or
overflow)
In this code each decimal digit is represented by a 4-bit binary number. BCD
is a way to express each of the decimal digits with a binary code. In the BCD, with
four bits we can represent sixteen numbers (0000 to 1111). But in BCD code only
first ten of these are used (0000 to 1001). The remaining six code combinations i.e.
1010 to 1111 are invalid in BCD.
0 0000 10 1 0000
1 0001 11 1 0001
2 0010 12 1 0010
3 0011 13 1 0011
5 0101 ….. ….
7 0111 : :
----------------------------------------------------------------------
Carry : 1
--------------------------------------------------------------------------
Addition : 1 0000 0101 0001 1000BCD
BCD value : 1 0 5 1 8
For A-B
For A-B
Find BCD Subtraction for 599 and 015, using 9's complement method
Find BCD Subtraction for 015 and 599 , using 10's complement method
Answer: a
Explanation: The Roman number system isn’t a positional number system since it
uses symbols to represent numbers.
The octal number system uses digits from 0-7, the binary number system uses digits
from 0-1 whereas, the hexadecimal number system uses digits from 0-15.
Quiz – Binary Arithmetic
3. The 1’s complement of 1 in 4 bits is __________
a) 0001
b) 0
c) 1001
d) 1110
View Answer
Answer: d
Explanation: 1’s complement is obtained by reversing the bits from 0 to 1 and vice-
versa. Binary of 1 is : 0001 and 1’s complement is : 1110.
4. The binary number 111 in its 2’s complement form is ____________
a) 010
b) 001
c) 000
d) 111
View Answer
Answer: b
Explanation: 2’s complement is obtained by adding 1 to the 1’s complement. 1’s
complement of 111: 000 and 2’s complement:001.
5. The sign magnitude representation of -9 is ___________
a) 00001001
b) 11111001
c) 10001001
d) 11001
View Answer
Answer: c
Explanation: In case of a negative number, the leftmost digit is 1 if the number is
negative. Therefore, +9=00001001 and -9=10001001. Similarly for all other
negative numbers.
Quiz – Binary Arithmetic
6. The weights used in Binary coded decimal code are:
a) 4,2,1
b) 8,4,2,1
c) 6,4,2,1
d) 2,1
View Answer
Answer: b
Explanation: BCD is a weighted code and it uses the weights 8,4,2,1 respectively. It
is often called the 8421 code. Since, it uses 4 bits for the representation therefore
the weights are assigned as : 23 = 8, 22 = 4, 21 = 2, 20 = 1.
7. Write the decimal equivalent for (110001)BCD.
a) 31
b) 13
c) C1
d) 1C
View Answer
Answer: a
Explanation: To obtain the decimal equivalent :
We start from the rightmost bit and make groups of 4, then write the decimal
equivalent accordingly.
0011 0001 = (31)10.
8. The 9’s complement of 45 is _____________
a) 45
b) 54
c) 64
d) 46
View Answer
Answer: b
10. BINARY CODES
A binary code represents text, computer processor instructions, or any other data using a
two-symbol system(0’s and 1’s).
Each digit of a decimal number (0-9) is represented by a 4-bit binary number (i.e. 0000
through 1001)
Moreover, the binary combinations from 1010 through 1111 are not used and have no
meaning in BCD.
Consider the decimal number 185. Its corresponding BCD and binary equivalent are given
as follows.
There are many other weighted numeric codes such as 5421, 2421, 84-2-1 etc.,
Self complementing codes are the codes that have the property that
9's complement of a decimal number is obtained directly by complementing each
bit in the pattern.
In the 5421 and 2421 numeric codes, some decimal digits can be coded in two
possible ways.
Excess-3 Code
Excess‐3 is an unweighted code in which each coded combination is obtained from the
corresponding binary value plus 3.
The standard binary code for the alphanumeric characters is the American
Standard Code for Information Interchange (ASCII), which uses 7 bits to code
128 (i.e. 27) characters.
The ASCII code is used to represent 128 alpha numeric characters that includes
26 uppercase letters (A through Z), the 26 lowercase letters (a through z), the 10
numerals (0 through 9), and 32 special printable characters, such as %, *, $ and
34 non printing characters that are used for various control functions.
10.3. ERROR DETECTING CODES
To detect errors in data communication and processing, an eighth bit is
sometimes added to the ASCII character to indicate its parity.
A parity bit is an extra bit included with a message to make the total number of
1’s either even or odd.
10. BINARY CODES
Consider the following two characters and their even and odd parity
The parity bit is helpful in detecting errors during the transmission of information
from one location to another.
The eight‐bit characters that include parity bits(odd parity or even parity) are
transmitted to their destination. The parity of each character is then checked at
the receiving end.
If the parity bit of the received character has changed, then it indicates that
atleast one bit has changed value during transmission.
This method detects one, three, or any odd combination of errors in each
character that is transmitted.
Disadvantage:
Additional error detection codes may be needed to take care of that possibility.
11. BOOLEAN ALGEBRA
Definition of Boolean Algebra
Boolean algebra is a mathematical system that is defined with
A set of elements
Operators
The rules for the binary operators ‘+’ and ‘.’ on a set of two elements S={0,1}
are shown in the following operator tables.
The most common postulates used to formulate various algebraic structures are
as follows:
1. Closure Property
2. Commutative Property
3. Distributive Property
4. Identity Property
5. Inverse Property
2. Consensus Theorem
3. Associative Theorem
4. Absorption Theorem
5. DeMorgan Theorem
6. Idempotent Theorem
7. Involution Theorem
DUALITY PRINCIPLE
The important property of Boolean algebra is the duality principle. It states that
every algebraic expression deducible from the postulates of Boolean algebra
remains valid if the operators and identity elements are interchanged.
Duality principle states that a Boolean expression can be obtained from other
expression by,
Converting AND operation to OR operation
Converting OR operation to AND operation
Complementing/negating the 0’s or 1’s appearing in the expression.
CONSENSUS THEOREM
i) AB+A’C+BC = AB+A’C
the terms, excluding the literal that appears negated in one term and unnegated
(i) Using the Boolean algebra Postulates (ii) Using the truth table.
Examples:
Prove A+A =A (Prove the Idempotent theorem)
L.H.S = A+A
= (A+A) . 1 (Identity property)
= (A+A) . (A+A’) (Inverse property)
= A+AA’ (Distributive property)
=A+0 (Inverse property)
=A (Identity property)
= R.H.S
Hence proved.
Prove A.A=A (Prove the Idempotent theorem)
L.H.S = A.A
= (A.A) +0 (Identity property)
= (A.A)+(A.A’) (Inverse property)
= A.(A+A’) (Distributive property)
= A.1 (Inverse property)
=A (Identity property)
= R.H.S
Hence proved.
Prove A+1 = 1 (Theorem 1)
L.H.S =A+1
= (A+1) . 1 (Identity property)
= (A+1) . (A + A') (Inverse property)
= A + 1.A’ (Distributive property)
= A+A’ (Identity property)
=1 (Inverse property)
= R.H.S
Hence Proved
11. BOOLEAN ALGEBRA
Prove A+AB = A (Prove the Absorption theorem)
L.H.S = A+AB
= A.1 + AB (Identity property)
= A(1+B) (Distributive property)
= A.1 (Theorem 1)
=A (Identity property)
= R.H.S
Hence proved.
L.H.S R.H.S
L.H.S = R.H.S.
Hence proved.
11. BOOLEAN ALGEBRA
Prove A .(B.C) = (A.B).C (Prove the Associative theorem)
Since the algebraic proof of Associative theorem is long, it can be proved using the
truth table.
L.H.S R.H.S
L.H.S = R.H.S
Hence proved.
L.H.S R.H.S
L.H.S = R.H.S
Hence proved.
11. BOOLEAN ALGEBRA
Prove (A . B)’ = A’ + B’ (Prove the DeMorgan theorem)
Since the algebraic proof of DeMorgan theorem is long, it can be proved using the
truth table.
L.H.S R.H.S
L.H.S = R.H.S
Hence proved.
F = x(x’+y)
= xy (Identity property)
F = x + x’y
F= (x + y)(x + y’)
=x (Identity property)
F ’= (x’yz’ + x’y’z) ’
Note: The resulting complement of the function can further be reduced by applying
theorems and postulates if required.
13. CANONICAL AND STANDARD FORMS
A Boolean function is expressed in two form.
1. Sum of Minterms
2.Product of Maxterms
Minterms are called products because they are the logical AND of a set of
variables, and maxterms are called sums because they are the logical OR of a set
of variables.
A B C Minterms Maxterms
0 0 0 A’B’C’ A+B+C
0 0 1 A’B’C A + B + C’
0 1 0 A’BC’ A + B’ + C
0 1 1 A’BC A + B’ + C’
1 0 0 AB’C’ A’ + B + C
1 0 1 AB’C A’ + B + C’
1 1 0 ABC’ A’ + B’ + C
1 1 1 ABC A’ + B’ + C’
13. CANONICAL AND STANDARD FORMS
Canonical Products of Sum
If each term in POS form contains all literals then the POS is known as standard
(or) Canonical POS form. Each individual term in standard POS form is called
Maxterm canonical form.
F (A, B, C) = (A+ B+ C). (A+ B’+ C). (A+ B+ C’)
F (x, y, z) = (x+ y’+ z’). (x’+ y+ z). (x+ y+ z)
Steps to convert general POS to standard POS form:
If each term in SOP form contains all the literals then the SOP is known as
standard (or) canonical SOP form. Each individual term in standard SOP form is
called Find the missing literals in each product term if any.
1. AND each product term having missing literals by ORi g the literal and
its complement.
3. Expand the term by applying distributive law and reorder the literals in
the product term.
4. Reduce the expression by omitting repeated product terms if any.
Obtain the canonical SOP form of the function:
1. Y(A, B) = A+ B
= A. (B+ B’)+ B (A+ A’) = AB+ AB’+ AB+ A’B = AB+ AB’+ A’B.
2. Y (A, B, C) = A+ ABC
= A. (B+ B’). (C+ C’)+ ABC = (AB+ AB’). (C+ C’)+ ABC = ABC+ ABC’+ AB’C+
AB’C’+ ABC = ABC+ ABC’+ AB’C+ AB’C’ = m7+ m6+ m5+ m4 = ∑m (4, 5, 6, 7).
3. Y (A, B, C) = A+ BC
= A. (B+ B’). (C+ C’)+(A+ A’). BC = (AB+ AB’). (C+ C’)+ ABC+ A’BC = ABC+ ABC’+
AB’C+ AB’C’+ ABC+ A’BC = ABC+ ABC’+ AB’C+ AB’C’+ A’BC = m7+ m6+ m5+
m4+ m3 = ∑m (3, 4, 5, 6, 7).
14. Converting Boolean functions to Standard
SOP/POS form
Canonical Sum of Products
If each term in SOP form contains all the literals then the SOP is known as
standard (or) canonical SOP form. Each individual term in standard SOP form is
called minterm canonical form.
F (A, B, C) = AB’C+ ABC+ ABC’
Steps to convert general SOP to standard SOP form:
1. Find the missing literals in each product term if any.
2. AND each product term having missing literals by ORi g the literal and
its complement.
3. Expand the term by applying distributive law and reorder the literals in
the product term.
4. Reduce the expression by omitting repeated product terms if any.
Obtain the canonical SOP form of the function:
1. Y(A, B) = A+ B
= A. (B+ B’)+ B (A+ A’) = AB+ AB’+ AB+ A’B = AB+ AB’+ A’B.
2. Y (A, B, C) = A+ ABC
= A. (B+ B’). (C+ C’)+ ABC = (AB+ AB’). (C+ C’)+ ABC = ABC+ ABC’+ AB’C+
AB’C’+ ABC = ABC+ ABC’+ AB’C+ AB’C’
= m7+ m6+ m5+ m4 = ∑m (4, 5, 6, 7).
3. Y (A, B, C) = A+ BC
= A. (B+ B’). (C+ C’)+(A+ A’). BC = (AB+ AB’). (C+ C’)+ ABC+ A’BC = ABC+ ABC’+
AB’C+ AB’C’+ ABC+ A’BC = ABC+ ABC’+ AB’C+ AB’C’+ A’BC = m7+ m6+ m5+
m4+ m3 = ∑m (3, 4, 5, 6, 7).
1. Y= A+ B’C
= (A+ B’) (A+ C) [ A+ BC = (A+B) (A+C)] = (A+ B’+ C.C’) (A+ C+ B.B’)
= (A+ B’+C) (A+ B’+C’) (A+ B+ C) (A+ B’+ C)
= (A+ B’+C). (A+ B’+C’). (A+ B+ C)
= M2. M3. M0 = ∏M (0, 2, 3)
3. Y= A. (B+ C+A)
= (A+ B.B’+ C.C’). (A+ B+ C)
= (A+B+C) (A+B+C’) (A+B’+C) (A+ B’+C’) (A+B+C)
= (A+B+C) (A+B+C’) (A+B’+C) (A+ B’+C’)
= M0. M1. M2. M3 = ∏M (0, 1, 2, 3)
4. Y= (A+B’) (B+C) (A+C’)
= (A+B’+C.C’) (B+C+ A.A’) (A+C’+ B.B’)
= (A+B’+C) (A+B’+C’) (A+B+C) (A’+B+C) (A+B+C’) (A+B’+C’)
= (A+B’+C) (A+B’+C’) (A+B+C) (A’+B+C) (A+B+C’)
= M2. M3. M0. M4. M1 = ∏M (0, 1, 2, 3, 4)
5. Y= xy+ x’z
= (xy+ x’) (xy+ z) Using distributive law, convert the function into OR terms.
= (x+x’) (y+x’) (x+z) (y+z) [x+ x’=1]
= (x’+y) (x+z) (y+z) = (x’+y+ z.z’) (x+z+y.y’) (y+z+ x.x’)
= (x’+ y+ z) (x’+ y+ z’) (x+ y+ z) (x+ y’+ z) (x+ y+ z) (x’+ y+ z)
= (x’+ y+ z) (x’+ y+ z’) (x+ y+ z) (x+ y’+ z)
= M4. M5. M0. M2 = ∏M (0, 2, 4, 5).
15. Introduction to Karnaugh Map
The complexity of the digital logic gates that implement a Boolean function is
directly related to the complexity of the algebraic expression from which the
function is implemented.
This method may be regarded as a pictorial form of a truth table. The map
method is also known as Karnaugh map or K-map.
The map presents a visual diagram of all possible ways a function may be
expresses in a standard form.
The simplified expressions produced by the map are always in one of the two
standard forms; sum of products or product of sums.
15. Introduction to Karnaugh Map
Adjacent Squares
Number of squares = number of combinations
Each square represents a minterm
2 Variables 4 squares
3 Variables 8 squares
4 Variables 16 squares
Each two adjacent squares differ in one variable
Two adjacent minterms can be combined together
Example: F = x y + x y’
= x ( y + y’ )
=x
m2 m3 1 m2 m3
Decimal Input
Minterm
Value X Y
0 0 0 m0 x’y’
1 0 1 m1 x’y
2 1 0 m2 xy’
3 1 1 m3 xy
The 0’s and 1’s marked for each row and each column designate the values of
variables x and y, respectively. Notice that x appears primed in row 0 and
unprimed in row 1. Similarly, y appears primed in column 0 and unprimed in
column 1.
15. Two Variable Karnaugh Map (SOP Form)
Example: 1
Solution
y
0 1
x
0 0 1 m0 m1
1 1 1 m2 m3
After assigning the 1s in the respective squares, the next step is to combine or
group adjacent 1’s using the following rules:
While grouping, search for maximum number of 1’s (in powers of 2) present
in adjacent squares.
Any two adjacent square in the map differ by only one variable which is
primed in one square and unprimed in the other.
From the postulates of Boolean algebra, it follows that the sum of two
minterms in adjacent squares can be simplified to a single AND term
consisting of only two literals.
15. Two Variable Karnaugh Map (SOP Form)
The next step is to write the simplified Boolean expression from the grouped
minterms. Identify, which rows and which columns of the map are combined and
then write the expression in SOP form.
By identifying the map, we can identify that two groupings are done by
combining the minterms m1,m3 and m2,m3.
Finally, combining the two results, we get F = y+x as the simplified Boolean
expression.
Example: 2
Solution
y
0 1
x
0 1 1
1 1 1
In this example, we can combine all four adjacent 1’s. Following the method for
identifying the expression we get,
F(x,y) = (x’+x)+(y’+y)=1+1=1
So, F(x,y)=1
15. Two Variable Karnaugh Map (POS Form)
Example: 3
Solution
y
0 1
x
0 0 1 M0 M1
1 0 0 M2 M3
After assigning the 0s in the respective squares, the next step is to combine or
group adjacent 0’s using the following rules:
While grouping, search for maximum number of 0’s (in powers of 2) present
in adjacent squares.
Any two adjacent square in the map differ by only one variable which is
primed in one square and unprimed in the other.
From the postulates of Boolean algebra, it follows that the sum of two
maxterms in adjacent squares can be simplified to a single OR term
consisting of only two literals.
15. Two Variable Karnaugh Map (POS Form)
The next step is to write the simplified Boolean expression from the grouped
maxterms. Identify, which rows and which columns of the map are combined and
then write the expression in POS form.
By identifying the map, we can identify that two groupings are done by
combining the maxterms M0,M2 and M2,M3.
Finally, combining the two results, we get F = y’x as the simplified Boolean
expression.
Example: 4
Solution
y
0 1
x
0 0 0
1 0 0
In this example, we can combine all four adjacent 0’s. Following the method for
identifying the expression we get,
F(x,y) = (x’.x).(y’.y)=0.0=0
So, F(x,y)=0
15. Simplification of Boolean Function Using
Three Variable Karnaugh Map
The structure of three variable K-map is shown in the following diagram.
There are eight minterms for three binary variables. Therefore, the map
consists of eight squares.
yz 00 01 11 10
x
0 x’y’z’ x’y’z x’yz x’yz’ m0 m1 m3 m2
The minterms are not arranged in binary sequence. The characteristic of this
sequence is that only one bit changes from 1 to 0 or from 0 to 1 in the listing
sequence.
Example: 5
Solution
yz 00 01 11 10
x
0 0 0 1 1
1 1 1 0 0
First step, assign ‘1’ in the respective squares of the given minterms, and ‘0’ in the
remaining squares.
15. Three Variable Karnaugh Map (SOP Form)
The next step is to combine the adjacent 1’s forming the minterms m2,m3 and m4,m5
as two pairs.
The next step is to write the simplified Boolean expression from the grouped
minterms. Identify, which rows and which columns of the map are combined and
then write the expression in SOP form as follows,
Example: 6
Solution
The given expression has three variables A,B and C. Hence, we need to use three
variable K-map.
As the first step, we need to convert the given expression into canonical SOP form
Hence, F = (1,2,3,5,7)
15. Simplification of Boolean Function Using
Three Variable Karnaugh Map
BC 00 01 11 10
A
0 0 1 1 1
1 0 1 1 0
F = A’B + C
Example: 7
Solution
BC 00 01 11 10
A
0 1 0 0 1
1 1 0 0 1
Combining m1,m3,m5,m7, as four adjacent squares (Visualize that we are folding the
map) we get, (A’+A)(B’+B)(C’+C’) = C’
F = C’
15. Three Variable Karnaugh Map (POS Form)
Example: 8
Solution
yz 00 01 11 10
x
0 0 0 1 1
1 0 0 1 1
F=y
Example: 9
yz 00 01 11 10
x
0 0 0 0 1
1 0 1 0 1
m0 m1 m3 m2
m4 m5 m7 m6
m8 m9 m11 m10
yz 00 01 11 10
wx
Example: 10
Solution
F = (0,1,2,6,8,9,10)
yz 00 01 11 10
wx
00 1 1 0 1
01 0 0 0 1
11 0 0 0 0
10 1 1 0 1
Solution
yz 00 01 11 10
wx
00 1 1 0 1
01 1 1 0 1
11 1 1 0 1
10 1 1 0 0
m0,m
(w’+w’+w+w)(x’+x+x’+x)(y’+y’)(z’+z) =2,m
y’ 4,m6,
F = y’ + w’z’ + xz’
Solution
yz 00 01 11 10
wx
00 1 1 0 1
01 1 1 0 1
11 1 1 0 1
10 1 1 0 0
F = (y’+z’) (w’+x+y’)
Example: 13
Solution yz 00 01 11 10
wx
1 1 0 1
00
01 0 0 0 1
11 0 0 0 0
10 1 1 0 1
As a result, we don’t care what the function output is to be for those input
combinations of the variables because they are guaranteed never to occur.
To distinguish the don’t care conditions from 1’s and 0’s an ‘’ mark will be used.
When choosing adjacent squares to simplify the function in the map, the ’s may be
assumed to be either 0 or1, whichever gives the simplest expression.
In addition, an need not be used at all if it does not contribute to covering a large
area.
Example: 14
Solution
yz 00 01 11 10
wx
00 1 1
01 0 1 1
11 0 0 1 0
10 0 0 1 0
F = w’z + yz
15. Simplification of Boolean Function Using
Don’t Care Conditions
Example: 15
Simplify the Boolean function F in sum of products using the don’t care conditions d:
d= B’CD’ + A’BC’D
Solution
d = B’CD’[A+A’] + A’BC’D
CD 00 01 11 10
AB
00 1 0 0
01 0 0 1
11 0 0 0 1
10 1 0 0
F = B’D’ + CD’
15. Simplification of Boolean Function Using
Don’t Care Conditions
Example: 16
Simplify the Boolean function F in product of sums using the don’t care conditions d:
F = (0,2,3,4,7,9,11) + d= (1,5,6,12,14)
Solution
CD 00 01 11 10
AB
00 0 0 0
01 0 0 0
11 1 1
10 1 0 0 1
Example: 17
BC 00 01 11 10
A
0 0 0 0
1 1 0 1
F = A + C’
15. Simplification of Boolean Function Using Five
Variable Karnaugh Map
Example: 18
F(P,Q,R,S,T) = m(0,2,,4,7,8,10,12,16,18,20,23,24,25,26,27,28)
Solution
Example: 19
F(P,Q,R,S,T) = m(0,2,,4,7,8,10,12,16,18,20,23,24,25,26,27,28)
Solution
F(a,b,c,d,e) = m(12,13,14,15,28,29,30,31,44,45,46,47,48,49,50,51,60,61,62,63)
Solution
F = cd + abc’d’
15. Simplification using KMpas
Example: 21
F(A,B,C,D) = m(0,1,2,5,8,9,10)
Solution
CD 00 01 11 10
a) AB
00 1 1 0 1
01 0 1 0 0
11 0 0 0 0
10 1 1 0 1
b)
CD 00 01 11 10
AB
00 1 1 0 1
01 0 1 0 0
11 0 0 0 0
10 1 1 0 1
F = (B’+D)(A’+B’)(C’+D’)
Logic gates are electronic circuits that can be used to implement the Boolean
Functions.
Logic gates are also called switches.
Logic gates are the basic building blocks of any digital system having one or
more than one input and only one output. The relationship between the input and
the output is based on a certain logic. Based on this, logic gates are named as
AND gate, OR gate, NOT gate etc.
1-bit logic AND resembles binary multiplication:
0 • 0 = 0, 0 • 1 = 0,
1 • 0 = 0, 1•1 =1
1-bit logic OR resembles binary addition, except for one operation:
0 + 0 = 0, 0 + 1 = 1,
1 + 0 = 1, 1 + 1 = 1 (≠ 102)
AND Gate
The AND gate performs logical multiplication, commonly known as AND function.
The AND gate has two or more inputs and single output. The output of AND gate
is HIGH only when all its inputs are HIGH (i.e. even if one input is LOW, Output
will be LOW).
OR Gate
The OR gate performs logical addition, commonly known as OR function. The OR
gate has two or more inputs and single output. The output of OR gate is HIGH
only when any one of its inputs are HIGH (i.e. even if one input is HIGH, Output
will be HIGH).
Logic diagram Truth Table
NOT Gate
The NOT gate performs the basic logical function called inversion or
complementation. NOT gate is also called inverter. The purpose of this gate is to
convert one logic level into the opposite logic level. It has one input and one
output. When a HIGH level is applied to an inverter, a LOW level appears on its
output and vice versa
Logic diagram Truth Table
16. LOGIC GATES
NAND Gate
NAND gate is a cascade of AND gate and NOT gate, as shown in the figure
below. It has two or more inputs and only one output. The output of NAND
gate is HIGH when any one of its input is LOW (i.e. even if one input is LOW,
Output will be HIGH).
NOR Gate
NOR gate is a cascade of OR gate and NOT gate, as shown in the figure below.
It has two or more inputs and only one output. The output of NOR gate is HIGH
when any all its inputs are LOW (i.e. even if one input is HIGH, output will be
LOW).
It can be used in the half adder, full adder and subtractor. The exclusive-OR
gate is abbreviated as EX-OR gate or sometime as X-OR gate. It has n input (n
>= 2) and one output.
XNOR Gate
An Exclusive-NOR (XNOR) gate is gate with two or three or more inputs and
one output. The output of a two-input XNOR gate assumes a HIGH state if all
the inputs assumes same state. This is equivalent to saying that the output is
HIGH if both input X and input Y is HIGH exclusively or same as input X and
input Y is LOW exclusively, and LOW when both are not same. If X and Y are
two inputs, then output F can be represented mathematically as F = X Y, Here
denotes the XNOR operation. X Y and is equivalent to X.Y + X'.Y'
16. LOGIC GATES
Logic Diagram Truth Table
17. UNIVERSAL GATES
In addition to AND, OR, and NOT gates, other logic gates like NAND and NOR are
also used in the design of digital circuits.
A universal gate is a gate which can implement any Boolean function without
need to use any other gate.
The NAND and NOR gates are universal gates since NAND and NOR gates are
economical and easier to fabricate all the basic gates like AND, OR and NOT that
are used in all IC digital logic families.
Any logic function can be implemented using NAND and NOR gates
To prove that any Boolean function can be implemented using only NAND gates,
we will show that the AND, OR, and NOT operations can be performed using only
these gates.
NAND IMPLEMENTATION
To prove that any Boolean function can be implemented using only NAND gates,
we will show that all the basic logic operations can be performed using only
these gates.
18. BASIC GATES IMPLEMENTATION USING NAND
The NAND gate is called as a Universal Gate because any logic circuit or Boolean
function can be implemented with NAND gate.
Two equivalent graphic symbols for the NAND gate are : AND-Invert and Invert-
OR gates
a) AND-Invert b) Invert-OR
The complement operation can also be obtained from a one-input NAND gate that
behaves exactly like an inverter. The symbol is shown below.
18. BASIC GATES IMPLEMENTATION USING NOR
The NOR gate is another Universal Gate because any logic circuit or Boolean function can
be implemented with NOR gate.
The OR, AND implementations using NOR gate needs additional inverters in order to
perform complement.
The OR operation is achieved through a NOR gate followed with an additional inverter.
AND operation is obtained with a NOR gate that has inverters in each input.
Two equivalent graphic symbols for the NAND gate are : OR-Invert and Invert-AND
a) OR-Invert b) Invert-AND
The OR-invert symbol defines the NOR operation as an OR followed by a complement.
The invert-AND symbol complements each input and then performs an AND operation.
The complement operation is obtained from a one input NOR gate that behaves exactly
like an inverter and is shown below:
18. BASIC GATES USING UNIVERSAL GATE
NOR IMPLEMENTATION
The NOR gate represents the complement of the OR operation. Its name is an
abbreviation of NOT OR. The graphic symbol for the NOR gate consists of an
OR symbol with a bubble on the output, denoting that a complement operation
is performed on the output of the OR gate
EXAMPLE 1:
Solution:
Step 2. Convert all AND gates to NAND gates with AND-invert graphic symbols and
Step 3. Check all the bubbles in the diagram. For every bubble that is not
compensated by another small circle along the same line, insert an inverter (a
Step 2: Convert all AND gates to NAND gates with AND-invert graphic symbols
and Convert all OR gates to NAND gates with invert-OR graphic symbols.
Step 3. Check all the bubbles in the diagram. For every bubble that is not
compensated by another small circle along the same line, insert an inverter (a
one-input NAND gate) or complement the input literal.
Step 2: Convert all AND gates to NAND gates with AND-invert graphic symbols
and Convert all OR gates to NAND gates with invert-OR graphic symbols. Step 3.
Check all the bubbles in the diagram. For every bubble that is not compensated
by another small circle along the same line, insert an inverter (a one-input NAND
gate) or complement the input literal.
Step 2. Convert all OR gates to NOR gates with OR-invert graphic symbols and
Convert all AND gates to NOR gates with invert-AND graphic symbols.
Step 3. Check all the bubbles in the diagram. For every bubble that is not
compensated by another small circle along the same line, insert an inverter (a
Step 2: Convert all OR gates to NOR gates with OR-invert graphic symbols and
Convert all AND gates to NOR gates with invert-AND graphic symbols. Step 3.
Check all the bubbles in the diagram. For every bubble that is not compensated
by another small circle along the same line, insert an inverter (a one-input NOR
gate) or complement the input literal.
Step 2: Convert all OR gates to NOR gates with OR-invert graphic symbols and
Convert all AND gates to NOR gates with invert-AND graphic symbols. Step 3.
Check all the bubbles in the diagram. For every bubble that is not compensated
by another small circle along the same line, insert an inverter (a one-input NOR
gate) or complement the input literal.
https://www.apowersoft.us/mindmap?gclid=EAIaIQobChMIzLbL677i6gIVwQ0rCh2_S
AeKEAAYAiAAEgIi5_D_BwE
JIGSAW PUZZLE – BOOLEAN THEOREMS
https://www.jigsawplanet.com/?rc=play&pid=25d6b6a021b3
Video Links
Video Links
Sl. Topic Video Link
No.
https://www.youtube.com/watch?
1 Number Systems
v=juJR_JDJRa0
https://www.youtube.com/watch?
2 Boolean Algebra
v=K73N9ES_8nI
https://www.youtube.com/watch?
3 BCD Addition
v=a2gbCeIilBU
Verifying the correctness of https://youtu.be/Yg5ufBFgq4c
4
minterms and maxterms
Logic Minimization using https://www.youtube.com/watch?
5
Karnaugh Maps v=ygm25sqqepg
Karnaugh Minimization using https://www.youtube.com/watch?
6
Maxterms v=i_HYxdri69Y
QUIZ
Quiz 1 :
https://forms.gle/6sSCzTcpoKVx1Fvd9
Quiz 2 :
https://forms.gle/uK81mqh6btLcGLGSA
Assignments
Assignment Questions
1. Express the following numbers in decimal: (CO1, K1)
(a) (10110.010) 2 (b) (16.5) 16 (c) (26.24)8 (d) (FAFA)16
(e) (1010.1010)2 (f) (DADA.B)16
2. Convert the following numbers with the indicated bases to decimal: (CO1, K1)
(a) (4310) 5 (b) (198)12 (c) (735)8 d) (525)6
3. Convert hexadecimal number 64CD to binary and then convert it from binary to
octal number system. (CO1, K1)
4. Convert the decimal number 431 to binary in two ways. (CO1, K1)
i) Convert directly to binary.
ii) Convert first to hexadecimal and then from hexadecimal to binary.
5. Perform 10’s complement subtraction for the following:
(a) 6428 - 3409 (b) 1631 - 745
6. Perform 2’s complement subtraction for the following:
(a) 1001 - 101000 (b) 110000 - 10101
7. Formulate a weighted binary code for the decimal digits using weights
(a ) 6, 3, 1, 1 (b) 6, 4, 2, 1
8. Find the complement of the following expressions:
(a) xy' + x'y (b) (A 'B + CD ) E' + E
(c) (x' + y + z')(x + y' )(x + z)
9. Express the complement of the following functions in sum-of-minterms form:
(a) F(A, B,C, D) = ∑ (3, 5,9, 11, 15) (b) F(x, y, z) = ∏ (2, 4, 5, 7)
10. Convert each of the following expressions into sum of products and product of
sums:
(a) (AB + C)(B + C’ D) (b) x' + x(x + y’)(y + z')
11. Simplify the following Boolean functions, using three-variable maps:
(a) F(x, y, z) = ∑ (0 , 1, 5, 7)
(b) F(x, y, z) = ∑(1, 2, 3, 6, 7)
(c) F(x, y, z) = ∑ (0. 1 , 6, 7)
(d) F(x, y, z) = ∑ (0, 1, 3, 4, 5)
(e) F(x, y, z) = ∑ (1,3, 5, 7)
(f) F(x, y, z) = ∑ (1,4,5,6, 7)
Assignment Questions
12. Find all the prime implicants for the following Boolean functions and determine
which are essential:
a) F (w, x, y, z ) = ∑ (0, 2, 4, 5, 6, 7, 8, 10, 13, 15)
b) F (A, B, C, D) = ∑(0, 2, 3, 5, 7, 8, 10, 11 14,15)
c) F (A, B, C, D) = ∑ (1, 3, 4, 5, 10, 11, 12, 13, 14,15)
d) F (w, x, y, z ) = ∑ (1, 3, 6, 7, 8, 9, 12, 13, 14, 15)
e) F(A, B,C,D) = ∑ (0, 2, 3, 5, 7, 8, 10, 11, 13, 15)
f) F (w, x, y, z ) = ∑ (0, 2, 7, 8, 9, 10, 12, 13, 14, 15)
13. Simplify the following Boolean functions to product-of-sums form:
(a) F (w, x, y, z ) = ∑ (0, 1, 2, 5, 8, 10, 13)
(b) F (A, B, C, D) = ∏ (1, 3, 5, 7, 13,15)
(c) F (A, B, C, D) = ∏ (1, 3, 6, 9, 11,12, 14)
14. Simplify the following expressions to ( 1) sum-of-products and (2) products-or-
sums:
a) x'y' + y'z' + yz’ + xy
b) ACD' + C' D + AB' + ABCD
c) ( (A + C' + D' )(A ' + B' + D' )(A ' + B + D' )(A' + B + C' )
d) ABC' + AB'D + BCD
15. Simplify the following Boolean function F, together with the don't-care
conditions d, and then express the simplified function in sum-of-minterms form:
(a) F( x, y, z) = ∑ (2, 3, 4, 6, 7) + d (x, y, z ) = ∑ (0, 1, 5)
(b) F(A, B, C, D) = ∑ (0, 6, 8, 13, 14) + d (A,B,C,D ) = ∑ (2, 4, 10)
16. Simplify the following functions and implement them with two-level NAND gate
circuits:
(a) F(A, B, C, D) = A'B'C + AC' + ACD + ACD' + A' B'D'
(b) F(A, B, C, D) = AB + A'BC + A'B’C’D
16. Simplify the following functions, and implement them with two-level NOR gate
circuits:
(a) F = wx' + y' z' + w'yz'
(b) F (w, x, y, z) = ∑ (1, 2, 13, 14)
(c ) F(x, y, z) = [(x + y) (x' + z)]'
17. Implement the following Boolean function F, using the two-level forms of logic
(a) NAND-AND, (b) AND-NOR, (c) OR-NAND, and (d) NOR-OR
F(A, B, C, D) = ∑ (0, 4, 8, 9, 10,11,12, 14)
Part A – Q & A
Unit - I
Part A Q & A
1. Define a Digital system (CO1, K1)
Electronic systems are most reliable when designed for two state operation and this
binary system is made use of in digital system.
2. What is a decimal number system? (CO1, K1)
A decimal number system has a radix (Base r=10) and uses symbols
0,1,2,3,4,5,6,7,8,9.
Eg. (237) 10
3. Convert (196.062)10 to octal. (CO1, K1)
(196.062)10 = (304.03757) 8
4. Convert (10.175)8 to its decimal equivalent. (CO1, K1)
(10.175)8 = (8.244135)10
5. What is meant by bit? (CO1, K1)
A binary digit is called bit
6. Define byte. (CO1, K1)
A group of 8 bits is called byte
7. Define Nibble. (CO1, K1)
A group of 4 bits is called Nibble.
8. Convert (1128)16 to decimal. (CO1, K1)
(1128)16 = (4392)10
9. Convert (0.6875)10 to binary (CO1, K1)
(0.6875)10 = (0.1011)2
10.Find the octal equivalent of hexadecimal numbers AB.CD (CO1, K1)
(AB.CD)8 = (253.632)8
11. Convert (126)10 to octal number and binary number (CO1, K1)
(126)10 = (176)8
(126)10 = (111111)2
Part A Q & A
12) Subtract the following numbers:[CO1,K2]
i) 1012 from 10012
Solution:
101 from 1001
0 10 Borrow
1001
101
1 0 02
ii) 1112 from 10002
Solution:
111 from 1000
0 1 1 10 borrow
1000
111
0001
iii) 1010101.102 from 1111011.112
Solution:
1010101.10 from 1111011.11
1 Borrow
1111011.11
1010101.10
1 0 0 1 1 0 . 0 12
iv) 11010.1012 from 101100.0112
Solution:11010.101 from 101100.011
1
10 0 10 10 Borrow
101100.011
11010.101
1 0 0 0 1 . 1 1 02
Part A Q & A
13) list out the operation carried out in 1’s complement.[CO1,K1]
The operation is carried out by means of the following steps:
(i) At first, 1’s complement of the subtrahend is found.
(ii) Then it is added to the minuend.
(iii) If the final carry over of the sum is 1, it is dropped and the result is positive.
(iv) If there is no carry over, the 1’s complement of the sum will be the result and
it is negative.
The gray code is a binary code in which each successive number differs in only
one bit position.
The Gray code is used in applications in which the normal sequence of binary
numbers generated by the hardware may produce an error or ambiguity during
the transition from one number to the next.
As most of the computers and their peripherals process both alphabetic and
numeric information several coding techniques have been invented that represent
this alphanumeric information as a series of 1’s and 0’s. Such codes are called
Alpha numeric code.
Digital systems should be accurate to the digit. So, detecting errors are very
important. The simplest technique for detecting errors is that of adding an extra
bit, known as parity bit. These codes are called error detecting codes.
Parity bit is an extra bit included with a binary message to make the number of
1’s either odd or even. The message, including the parity bit is transmitted and
then checked at the receiving and for errors.
Part A Q & A
40) What is the truth table? (CO1,K1)
A truth table lists all possible combinations of inputs and the corresponding
outputs.
The important property of Boolean algebra is the duality principle. It states that
every algebraic expression deducible from the postulates of Boolean algebra
remains valid if the operators and identity elements are interchanged.
Duality principle states that a Boolean expression can be obtained from other
expression by,
Converting AND to OR
Converting OR to AND
AB+A’C+BC = AB+A’C
(A+B).(A’+C).(B+C) =(A+B).(A’+C)
i) A + AB = A
ii) A(A+B) = A
Ans: A universal gate is a gate which can implement any Boolean function without
need to use any other gate type. The NAND and NOR gates are universal
gates. In practice, this is advantageous since NAND and NOR gates are
economical and easier to fabricate and are the basic gates used in all IC
digital logic families.
Ans:
•NAND gate
•NOR gate
Digital Storage
If an SOP expression contains a term which is not a prime implicant, the SOP
cannot be minimum.
Chart layout
Place x into the chart according to the minterms that form the
corresponding prime implicant.
Disclaimer:
This document is confidential and intended solely for the educational purpose of RMK Group of
Educational Institutions. If you have received this document through email in error, please notify the
system manager. This document contains proprietary information and is intended only to the
respective group / learning community as intended. If you are not the addressee you should not
disseminate, distribute or copy through e-mail. Please notify the sender immediately by e-mail if you
have received this document by mistake and delete this document from your system. If you are not
the intended recipient you are notified that disclosing, copying, distributing or taking any action in
reliance on the contents of this information is strictly prohibited.