Scribd Logo
Upload

Welcome to Scribd!

  • 11 views

    Tutorial 7

    Uploaded by

    Rohan sharma
    Design a 4-bit sequential multiplier circuit with inputs a and b, start and reset signals, and outputs for the multiplied result and a ready signal. The circuit multiplies the two 4-bit operands over 4 clock cycles, shifting and adding at each cycle. It outputs the 8-bit product and asserts the ready signal after the 4th clock cycle.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd

    Tutorial 7

    Uploaded by

    Rohan sharma
    11 views1 page
    Design a 4-bit sequential multiplier circuit with inputs a and b, start and reset signals, and outputs for the multiplied result and a ready signal. The circuit multiplies the two 4-bit operands over 4 clock cycles, shifting and adding at each cycle. It outputs the 8-bit product and asserts the ready signal after the 4th clock cycle.

    Original Description:

    Tutorial questions of chapter

    Original Title

    Tutorial-7

    Copyright

    © © All Rights Reserved

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Design a 4-bit sequential multiplier circuit with inputs a and b, start and reset signals, and outputs for the multiplied result and a ready signal. The circuit multiplies the two 4-bit operands over 4 clock cycles, shifting and adding at each cycle. It outputs the 8-bit product and asserts the ready signal after the 4th clock cycle.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Download as docx, pdf, or txt
    11 views1 page

    Tutorial 7

    Uploaded by

    Rohan sharma
    Design a 4-bit sequential multiplier circuit with inputs a and b, start and reset signals, and outputs for the multiplied result and a ready signal. The circuit multiplies the two 4-bit operands over 4 clock cycles, shifting and adding at each cycle. It outputs the 8-bit product and asserts the ready signal after the 4th clock cycle.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Download as docx, pdf, or txt
    of 1

    Tutorial-8

    1. Design a sequence checker for the input pattern “…101…”. To elaborate, at each input
    (running window), if the pattern is 101, the output line is high (else it remains low). Also,
    draw the state machine for the design.

    2. Design a sequence checker for the input pattern “Even number of 0s and 1s”. Also, draw
    the state machine for the design.

    3. Design a Verilog code to implement a 4 Bit sequential Multiplier. The I/O specifications are
    in the table below.

    Sr. No. Name of the I/O Direction Width Description


    1 a Input 4 Data Input (Operand 1)
    2 b Input 4 Data Input (Operand 2)
    3 Start Input 1 Start Multiplication (when 1, the shift and
    add operations take place at each clock edge.
    Also, Rst must be 0.)
    4 Rst Input 1 Reset Input (when 1, the output Op is
    00000000 and ready_out is 0)
    5 Clk Input 1 Clock Input
    6 Op Output 8 Multiplied Output
    7 Ready_out Output 1 After the multiplication operation is
    complete, its value is 1. Since, the design is
    4 bit sequential multiplier, after 4 clock
    edges of Start, its value will be 1

    Example
    1001 =a
    1010 =b
    _______
    00000000 (Temporary result after 1st clock edge)
    0001001X (Temporary result after 2nd clock edge)
    000000XX (Temporary result after 3rd clock edge)
    01001XXX (Temporary result after 4th clock edge)
    01011010 Op after 4th clock edge and Ready_out=1

    You might also like