Damson University College of Engineering Computer Engineering Department

Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 5

Adamson University

College of Engineering
Computer Engineering Department

Input/Output and Memory SystemLaboratory


Thursday 7 am – 10 am

Laboratory Experiment #4:


Mutiplexers and Decoders

Submitted by:
(Name - Last Name first)
(Course and Year)

Submitted to:
Engr. Maria Concepcion A. Mirabueno

Date:
mm/dd/year
I. Objectives:
Combinational logic is a very important part of digital systems. This lab is
designed to enable students to design and analyze combinational logic circuits.
Some basic, commonly used logic circuits, such as multiplexer (MUX),
demultiplexer (DEMUX), and adder, are introduced. Students are required to use
Karnaugh map and Boolean algebra techniques to simplify the given Boolean
functions prior to implementing them. Students are also expected to have
experience with gate delay and effect of fan-out on the speed of digital circuits.

II. The Experiments:


1. Multiplexers
Multiplexers are very useful components in digital systems. They transfer a large
number of information units over a smaller number of channels, (usually one
channel) under the control of selection signals. Fig. 3 is a 4-line to l-line MUX.
In this circuit, I0, I1, I2, and I3 are one-bit binary data inputs. S1 and S0 are
select inputs. When S1 and S0 are 00, input I0 is passed through to the output.
Similarly, values of 01, 10, and 11 pass through inputs I1, I2, and I3, respectively,
as shown in the truth table for the figure.

Construct the circuit and connect the output Vo to a LED. Verify its output by
setting the select signals S1 and S0, and then change the four inputs sequentially
(one high, three low) to see which input signal is transferred to the output.

MUX circuits also can be used to implement random logic functions. Consider
the problem of designing a circuit that receives a 4-bit input that represents a
month. For this example, 0000 represents January, 0001 corresponds to February,
and so on through 1011 for December. The values 1100 through 1111 are not
used and you can assume these values will never be input to your circuit. The
output generated for each input combination will be 1 if the corresponding month
has 31 days and 0 otherwise. The table below summarizes this information.

1
Use a 74LS151 (8-line to l-line MUX) to design a circuit to implement this 31-day
machine. You can use most of the Input Value bits as the select signals of the
multiplexer and the output value as an input to the multiplexer. For example,
consider the case when you use the three low-order bits of the input value as select
signals, and your month is July. The three low-order bits are 110, so your
multiplexer would pass input #6 through to the output. Since you want to
generate an output of 1 in this case, you would connect a logic 1 to input 6 of the
multiplexer.

This works fine when the low order three bits correspond only to one month, but
what happens when the low order bits correspond to multiple months? For
example, if the three low order bits are 000, the month could be either January
(0000) or September (1000). In this case, you can do one of two things. First,
you can modify input #0 of the multiplexer so it is 1 when your month is January
and 0 when it is September. You can make use of the high-order bit of the input
value, the bit that is not used as a select signal, to generate the correct input. An
alternative is to input a logic 0 or 1 and modify the output based on the high-order
bit representing the month. For this example, either approach can work, but you’ll
have to do some design work to implement this function correctly.

2
2. Decoder
A decoder is a logic device that translates input data, which normally
represents a unique input state, to a unique output that represents the input
state. A good example is the decoder in memory circuits which translates
binary inputs (memory addresses) to a single output to allow the CPU to
access a particular memory cell specified by the input address. Use 7404 and
7408 to build a two-to-four binary decoder as shown in Fig. 5. Connect the
two binary inputs A and B to two switches and the four outputs L1–L4 to four
LEDs. Set the data switches to four different combinations and examine
which output line will be activated for different inputs. Record the results in a
truth table.

Procedure:
1. Do the circuit in a multisim application.
2. Create a program that will have the same output to the given activities.

III. Output/Results:
(Attached the screen shots and source codes of the experiments.)

IV. Analysis

3
(Discuss your analysis, or your findings in this section. Every experiment should
have an analysis)

V. Conclusion
(Conclusion should discuss what you have learned form the experiment.)

Reference:
http://ecelabs.njit.edu/ece394/lab2.php

You might also like