Integrado de Plancha Remington

HT46R064/065/066/0662/067
Enhanced A/D Type 8-Bit OTP MCU
Technical Document
· Application Note
- HA0075E MCU Reset and Oscillator Circuits Application Note
Features
CPU Features · Table read instructions
· Operating voltage: · 63 powerful instructions
fSYS= 4MHz: 2.2V~5.5V · Up to 8-level subroutine nesting
fSYS= 8MHz: 3.0V~5.5V · Bit manipulation instruction
fSYS= 12MHz: 4.5V~5.5V
· Low voltage reset function
· Up to 0.33ms instruction cycle with 12MHz system
· Wide range of available package types
clock at VDD= 5V
· Idle/Sleep mode and wake-up functions to reduce Peripheral Features
power consumption
· Up to 42 bidirectional I/O lines
· Oscillator types:
· Up to 8 channel 12-bit ADC
External high freuency Crystal -- HXT
· Up to 3 channel 8-bit PWM
External RC -- ERC
Internal RC -- HIRC · Software controlled 4-SCOM lines LCD driver with
External low frequency crystal -- LXT 1/2 bias
· Four operational modes: Normal, Slow, Idle, Sleep · External interrupt input shared with an I/O line
· Fully integrated internal 4MHz, 8MHz and 12MHz · Up to three 8-bit programmable Timer/Event
oscillator requires no external components Counter with overflow interrupt and prescaler
· Watchdog Timer function · Time-Base function
· LIRC oscillator function for watchdog timer · Programmable Frequency Divider - PFD
· All instructions executed in one or two instruction
cycles
General Description
The Enhanced A/D MCUs are a series of 8-bit high per- taining a high level of cost effectiveness. The fully inte-
formance, RISC architecture microcontrollers specifi- grated system oscillator HIRC, which requires no
cally designed for a wide range of applications. The external components and which has three frequency
usual Holtek microcontroller features of low power con- selections, opens up a huge range of new application
sumption, I/O flexibility, timer functions, oscillator op- possibilities for these devices, some of which may in-
tions, power down and wake-up functions, watchdog clude industrial control, consumer products, household
timer and low voltage reset, combine to provide devices appliances subsystem controllers, etc.
with a huge range of functional options while still main-
Rev. 1.10 1 June 9, 2009

HT46R064/065/066/0662/067
Selection Table
Program Data 8-bit Time HIRC RTC LCD
Part No. I/O A/D PWM PFD Stack Package
Memory Memory Timer Base (MHz) (LXT) SCOM
16DIP/NSOP,
HT46R064 1K´14 64´8 18 1 1 4/8/12 Ö ¾ 12-bit´4 8-bit´1 Ö 4
20DIP/SOP/SSOP
16DIP/NSOP,
HT46R065 2K´15 96´8 22 2 1 4/8/12 Ö 4 12-bit´4 8-bit´1 Ö 6 20DIP/SOP/SSOP,
24SKDIP/SOP/SSOP
16DIP/NSOP,
HT46R066 4K´15 128´8 26 2 1 4/8/12 Ö 4 12-bit´8 8-bit´2 Ö 6 20DIP/SOP/SSOP,
24/28SKDIP/SOP/SSOP
24/28SKDIP/SOP/SSOP,
HT46R0662 4K´15 224´8 42 2 1 4/8/12 Ö (*) 4 12-bit´8 8-bit´2 Ö 6
44QFP
24/28SKDIP/SOP/SSOP,
HT46R067 8K´16 384´8 42 3 1 4/8/12 Ö (*) 4 12-bit´8 8-bit´3 Ö 8
44QFP
Note: ²*² the oscillator is connected to the XT1/XT2 pins with TinyPowerTM design.
Block Diagram
The following block diagram illustrates the main functional blocks.
T im in g
G e r n e r a tio n
L C D P W M P F D I/O
S C O M D r iv e r D r iv e r P o rts
8 - b it
R IS C
M C U
C o re
A /D T im e R O M /R A M
C o n v e rte r T im e r B a s e M e m o ry
Rev. 1.10 2 June 9, 2009

HT46R064/065/066/0662/067
Pin Assignment
P A 3 /IN T /A N 3 1 2 0 P A 4 /P W M 0
P A 2 /T C 0 /A N 2 2 1 9 P A 5 /O S C 2
P A 3 /IN T /A N 3 1 1 6 P A 4 /P W M 0 P A 1 /P F D /A N 1 3 1 8 P A 6 /O S C 1 P A 3 /IN T /A N 3 1 1 6 P A 4 /P W M 0 /T C 1
P A 2 /T C 0 /A N 2 2 1 5 P A 5 /O S C 2 P A 0 /A N 0 4 1 7 P A 7 /R E S P A 2 /T C 0 /A N 2 2 1 5 P A 5 /O S C 2
P A 1 /P F D /A N 1 3 1 4 P A 6 /O S C 1 V S S 5 1 6 V D D P A 1 /P F D /A N 1 3 1 4 P A 6 /O S C 1
P A 0 /A N 0 4 1 3 P A 7 /R E S P C 0 6 1 5 P C 3 P A 0 /A N 0 4 1 3 P A 7 /R E S
V S S 5 1 2 V D D P C 1 7 1 4 P C 2 V S S 5 1 2 V D D
P B 0 6 1 1 P B 5 P B 0 8 1 3 P B 5 P B 0 /S C O M 0 6 1 1 P B 5
P B 1 7 1 0 P B 4 P B 1 9 1 2 P B 4 P B 1 /S C O M 1 7 1 0 P B 4
P B 2 8 9 P B 3 P B 2 1 0 1 1 P B 3 P B 2 //S C O M 2 8 9 P B 3 /S C O M 3
H T 4 6 R 0 6 4 H T 4 6 R 0 6 4 H T 4 6 R 0 6 5
1 6 D IP -A /N S O P -A 2 0 D IP -A /S O P -A /S S O P -A 1 6 D IP -A /N S O P -A
P A 3 /IN T /A N 3 1 2 4 P A 4 /P W M 0 /T C 1
P A 2 /T C 0 /A N 2 2 2 3 P A 5 /O S C 2
P A 3 /IN T /A N 3 1 2 0 P A 4 /P W M 0 /T C 1 P A 1 /P F D /A N 1 3 2 2 P A 6 /O S C 1
P A 2 /T C 0 /A N 2 2 1 9 P A 5 /O S C 2 P A 0 /A N 0 4 2 1 P A 7 /R E S
P A 1 /P F D /A N 1 3 1 8 P A 6 /O S C 1 V S S 5 2 0 V D D P A 3 /IN T /A N 3 1 1 6 P A 4 /P W M 0 /T C 1
P A 0 /A N 0 4 1 7 P A 7 /R E S P C 6 6 1 9 P C 5 P A 2 /T C 0 /A N 2 2 1 5 P A 5 /O S C 2
V S S 5 1 6 V D D P C 7 7 1 8 P C 4 P A 1 /P F D /A N 1 3 1 4 P A 6 /O S C 1
P C 0 6 1 5 P C 3 P C 0 8 1 7 P C 3 P A 0 /A N 0 4 1 3 P A 7 /R E S
P C 1 7 1 4 P C 2 P C 1 9 1 6 P C 2 V S S 5 1 2 V D D
P B 0 /S C O M 0 8 1 3 P B 5 P B 0 /S C O M 0 1 0 1 5 P B 5 P B 0 /S C O M 0 6 1 1 P C 3 /P W M 1
P B 1 /S C O M 1 9 1 2 P B 4 P B 1 /S C O M 1 1 1 1 4 P B 4 P B 1 /S C O M 1 7 1 0 P B 4
P B 2 //S C O M 2 1 0 1 1 P B 3 /S C O M 3 P B 2 //S C O M 2 1 2 1 3 P B 3 /S C O M 3 P B 2 //S C O M 2 8 9 P B 3 /S C O M 3
H T 4 6 R 0 6 5 H T 4 6 R 0 6 5 H T 4 6 R 0 6 6
2 0 D IP -A /S O P -A /S S O P -A 2 4 S K D IP -A /S O P -A /S S O P -A 1 6 D IP -A /N S O P -A
P A 3 /IN T /A N 3 1 2 8 P A 4 /P W M 0 /T C 1
P A 2 /T C 0 /A N 2 2 2 7 P A 5 /O S C 2
P A 3 /IN T /A N 3 1 2 0 P A 4 /P W M 0 /T C 1 P A 1 /P F D /A N 1 3 2 2 P A 6 /O S C 1 V S S 5 2 4 V D D
P A 2 /T C 0 /A N 2 2 1 9 P A 5 /O S C 2 P A 0 /A N 0 4 2 1 P A 7 /R E S P C 6 /A N 6 6 2 3 P C 5
P A 1 /P F D /A N 1 3 1 8 P A 6 /O S C 1 V S S 5 2 0 V D D P C 7 /A N 7 7 2 2 P C 4
P A 0 /A N 0 4 1 7 P A 7 /R E S P C 6 /A N 6 6 1 9 P C 5 P C 0 /A N 4 8 2 1 P C 3 /P W M 1
V S S 5 1 6 V D D P C 7 /A N 7 7 1 8 P C 4 P C 1 /A N 5 9 2 0 P C 2
P C 0 /A N 4 6 1 5 P C 3 /P W M 1 P C 0 /A N 4 8 1 7 P C 3 /P W M 1 P D 0 1 0 1 9 P D 3
P C 1 /A N 5 7 1 4 P C 2 P C 1 /A N 5 9 1 6 P C 2 P D 1 1 1 1 8 P D 2
P B 0 /S C O M 0 8 1 3 P B 5 /[IN T ] P B 0 /S C O M 0 1 0 1 5 P B 5 /[IN T ] P B 0 /S C O M 0 1 2 1 7 P B 5 /[IN T ]
P B 1 /S C O M 1 9 1 2 P B 4 /[T C 0 ] P B 1 /S C O M 1 1 1 1 4 P B 4 /[T C 0 ] P B 1 /S C O M 1 1 3 1 6 P B 4 /[T C 0 ]
P B 2 //S C O M 2 1 0 1 1 P B 3 /S C O M 3 /[P F D ] P B 2 //S C O M 2 1 2 1 3 P B 3 /S C O M 3 /[P F D ] P B 2 //S C O M 2 1 4 1 5 P B 3 /S C O M 3 /[P F D ]
H T 4 6 R 0 6 6 H T 4 6 R 0 6 6 H T 4 6 R 0 6 6
2 0 D IP -A /S O P -A /S S O P -A 2 4 S K D IP -A /S O P -A /S S O P -A 2 8 S K D IP -A /S O P -A /S S O P -A
Rev. 1.10 3 June 9, 2009

HT46R064/065/066/0662/067
P A 4 /P W M 0 /T
P A 1 /P F D /A
P A 2 /T C 0 /A
P A 3 /IN T /A
P A 5 /O S
P A 6 /O S
P A 3 /IN T /A N 3 1 2 4 P A 4 /P W M 0 /T C 1
P A 7 /R
P C 6 /A
P A 0 /A
P A 2 /T C 0 /A N 2 2 2 3 P A 5 /O S C 2
V
V
P A 1 /P F D /A N 1 3 2 2 P A 6 /O S C 1
D D
S S
E S
N 6
N 0
N 1
N 2
N 3
C 1
C 2
C 1
P A 0 /A N 0 4 2 1 P A 7 /R E S
4 4 4 3 4 2 4 1 4 0 3 9 3 8 3 7 3 6 3 5 3 4
P C 7 /A N 7 V S S 5 2 0 V D D
1 3 3 P C 5 /X T 1
P C 0 /A N 4 2 3 2 P C 4 /X T 2 P C 6 /A N 6 6 1 9 P C 5 /X T 1
P C 1 /A N 5 3 3 1 P C 3 /P W M 1 P C 7 /A N 7 7 1 8 P C 4 /X T 2
P E 0 4 3 0 P C 2
P E 1 5 P C 0 /A N 4 8 1 7 P C 3 /P W M 1
2 9 P D 7
P E 2 H T 4 6 R 0 6 6 2 P C 1 /A N 5 9 1 6 P C 2
6 2 8 P D 6
P E 3 7
4 4 Q F P -A
2 7 P D 5 P B 0 /S C O M 0 1 0 1 5 P B 5 /[IN T ]
P E 4 8 2 6 P D 4
P B 1 /S C O M 1 1 1 1 4 P B 4 /[T C 0 ]
P E 5 9 2 5 P D 3
P E 6 1 0 2 4 P D 2 P B 2 //S C O M 2 1 2 1 3 P B 3 /S C O M 3 /[P F D ]
P E 7 1 1 2 3 P F 1
1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 H T 4 6 R 0 6 6 2
2 4 S K D IP -A /S O P -A /S S O P -A
P D 0
P D 1
P B 0
P B 1
P B 2
P B 3
P B 4
P B 5
P B 6
P B 7
P F 0
/S C
/S C
/S C
/S C
/[T C
/[IN
T ]
O M 3 /[P F D ]
O M 0
O M 1
O M 2
0 ]
P A 4 /P W M 0 /T
P A 1 /P F D /A
P A 2 /T C 0 /A
P A 3 /IN T /A N 3 1 2 8 P A 4 /P W M 0 /T C 1
P A 3 /IN T /A
P A 5 /O S
P A 6 /O S
P A 2 /T C 0 /A N 2 2 2 7 P A 5 /O S C 2
P A 7 /R
P C 6 /A
P A 0 /A
P A 1 /P F D /A N 1 3 2 6 P A 6 /O S C 1
V
V
P A 0 /A N 0 4 2 5 P A 7 /R E S
D D
S S
E S
N 2
N 3
N 6
N 0
N 1
C 1
C 2
C 1
V S S 5 2 4 V D D
P C 6 /A N 6 6 2 3 P C 5 /X T 1 4 4 4 3 4 2 4 1 4 0 3 9 3 8 3 7 3 6 3 5 3 4
P C 7 /A N 7 1 3 3 P C 5 /X T 1
P C 7 /A N 7 7 2 2 P C 4 /X T 2 P C 0 /A N 4 2 3 2 P C 4 /X T 2
P C 0 /A N 4 8 2 1 P C 3 /P W M 1 P C 1 /A N 5 3 3 1 P C 3 /P W M 1
P E 0 4 3 0 P C 2 /P W M 2
P C 1 /A N 5 9 2 0 P C 2
P E 1 5 2 9 P D 7
P D 0 1 0 1 9 P D 3 H T 4 6 R 0 6 7
P E 2 6 2 8 P D 6
4 4 Q F P -A
P D 1 1 1 1 8 P D 2 P E 3 7 2 7 P D 5
P B 0 /S C O M 0 1 2 1 7 P B 5 /[IN T ] P E 4 8 2 6 P D 4
P E 5 9 2 5 P D 3
P B 1 /S C O M 1 1 3 1 6 P B 4 /[T C 0 ] P E 6 1 0 2 4 P D 2 /T C 2
P B 2 //S C O M 2 1 4 1 5 P B 3 /S C O M 3 /[P F D ] P E 7 1 1 2 3 P F 1
1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2
H T 4 6 R 0 6 6 2
P D 0
P D 1
P B 0
P B 1
P B 2
P B 3
P B 4
P B 5
P B 6
P B 7
P F 0
2 8 S K D IP -A /S O P -A /S S O P -A
/S C
/S C
/S C
/S C
/[T C
/[IN
T ]
O M 3 /[P F D ]
O M 0
O M 1
O M 2
0 ]
P A 3 /IN T /A N 3 1 2 8 P A 4 /P W M 0 /T C 1
P A 2 /T C 0 /A N 2 2 2 7 P A 5 /O S C 2
P A 1 /P F D /A N 1 3 2 2 P A 6 /O S C 1 V S S 5 2 4 V D D
P A 0 /A N 0 4 2 1 P A 7 /R E S P C 6 /A N 6 6 2 3 P C 5 /X T 1
V S S 5 2 0 V D D P C 7 /A N 7 7 2 2 P C 4 /X T 2
P C 6 /A N 6 6 1 9 P C 5 /X T 1 P C 0 /A N 4 8 2 1 P C 3 /P W M 1
P C 7 /A N 7 7 1 8 P C 4 /X T 2 P C 1 /A N 5 9 2 0 P C 2 /P W M 2
P C 0 /A N 4 8 1 7 P C 3 /P W M 1 P D 0 1 0 1 9 P D 3
P C 1 /A N 5 9 1 6 P C 2 /P W M 2 P D 1 1 1 1 8 P D 2 /T C 2
P B 0 /S C O M 0 1 0 1 5 P B 5 /[IN T ] P B 0 /S C O M 0 1 2 1 7 P B 5 /[IN T ]
P B 1 /S C O M 1 1 1 1 4 P B 4 /[T C 0 ] P B 1 /S C O M 1 1 3 1 6 P B 4 /[T C 0 ]
P B 2 //S C O M 2 1 2 1 3 P B 3 /S C O M 3 /[P F D ] P B 2 //S C O M 2 1 4 1 5 P B 3 /S C O M 3 /[P F D ]
H T 4 6 R 0 6 7 H T 4 6 R 0 6 7
2 4 S K D IP -A /S O P -A /S S O P -A 2 8 S K D IP -A /S O P -A /S S O P -A
Note: Bracketed pin names indicate non-default pinout remapping locations.
Rev. 1.10 4 June 9, 2009

HT46R064/065/066/0662/067
Pin Description
HT46R064
Pin Name Function OPT I/T O/T Description

PAPU
PA0 ST CMOS General purpose I/O. Register enabled pull-up and wake-up.
PA0/AN0 PAWK
AN0 ADCR AN ¾ A/D channel 0
PAPU
PAWK
PA1/PFD/AN1
PFD CTRL0 ¾ CMOS PFD output

PAPU
PAWK
PA2/TC0/AN2
TC0 ¾ ST ¾ External Timer 0 clock input

PAPU
PAWK
PA3/INT/AN3
INT ¾ ST ¾ External interrupt input

PAPU
PA4/PWM0 PAWK
PWM0 CTRL0 ¾ CMOS PWM output
PAPU
PA5/OSC2 PAWK
OSC2 CO ¾ OSC Oscillator pin
PAPU
PA6/OSC1 PAWK
OSC1 CO OSC ¾ Oscillator pin
PA7 PAWK ST NMOS General purpose I/O. Register enabled wake-up.
PA7/RES
RES CO ST ¾ Reset input
PB0~PB5 PBn PBPU ST CMOS General purpose I/O. Register enabled pull-up.
PC0~PC3 PCn PCPU ST CMOS General purpose I/O. Register enabled pull-up.
VDD VDD ¾ PWR ¾ Power supply
VSS VSS ¾ PWR ¾ Ground
Note: I/T: Input type; O/T: Output type

OPT: Optional by configuration option (CO) or register option
PWR: Power; CO: Configuration option
ST: Schmitt Trigger input; CMOS: CMOS output; AN: analog input
SCOM= software controlled LCD COM
HXT: High frequency crystal oscillator
LXT: Low frequency crystal oscillator
Rev. 1.10 5 June 9, 2009

HT46R064/065/066/0662/067
HT46R065

PAPU
PA0/AN0 PAWK
PAPU
PAWK
PA1/PFD/AN1
PAPU
PAWK
PA2/TC0/AN2
PAPU
PAWK
PA3/INT/AN3
PAPU
PAWK
PA4/TC1/PWM0
PAPU
PA5/OSC2 PAWK
PAPU
PA6/OSC1 PAWK
PA7/RES
PB0 PBPU ST CMOS General purpose I/O. Register enabled pull-up.
PB0/SCOM0
SCOM0 SCOMC ¾ SCOM Software controlled 1/2 bias LCD COM
PB1/SCOM1
PB2/SCOM2
PB3/SCOM3
PB4, PB5 PBn PBPU ST CMOS General purpose I/O. Register enabled pull-up.
PC0~PC7 PCn PCPU ST CMOS General purpose I/O. Register enabled pull-up.

SCOM: Software controlled LCD COM
Rev. 1.10 6 June 9, 2009

HT46R064/065/066/0662/067
HT46R066

PAPU
PA0/AN0 PAWK
PAPU
PAWK
PA1/PFD/AN1

PAPU
PAWK
PA2/TC0/AN2

PAPU
PAWK
PA3/INT/AN3

PAPU
PAWK
PA4/TC1/PWM0

PAPU
PA5/OSC2 PAWK
PAPU
PA6/OSC1 PAWK
PA7/RES
PB0/SCOM0
PB1/SCOM1
PB2/SCOM2
PB3/[PFD]/SCOM3 PFD CTRL0 ¾ CMOS PFD output

PBn PBPU ST CMOS General purpose I/O. Register enabled pull-up.
PB4/[TC0]
TC0 CTRL0 ST ¾ External Timer 0 clock input
PB5/[INT]
INT CTRL0 ST ¾ External interrupt input
Rev. 1.10 7 June 9, 2009

HT46R064/065/066/0662/067

PC0/AN4 PCn PCPU ST CMOS General purpose I/O. Register enabled pull-up.
PC1/AN5
PC6/AN6 ANn ADCR AN ¾ A/D channel 4, 5, 6, 7
PC7/AN7
PC2, PC4~PC5 PCn PCPU ST CMOS General purpose I/O. Register enabled pull-up.
PCn PCPU ST CMOS General purpose I/O. Register enabled pull-up.
PC3/PWM1
PD0~PD3 PDn PDPU ST CMOS General purpose I/O. Register enabled pull-up.

HT46R0662, HT46R067

PAPU
PA0/AN0 PAWK
PAPU
PAWK
PA1/PFD/AN1
PAPU
PAWK
PA2/TC0/AN2
PAPU
PAWK
PA3/INT/AN3
PAPU
PAWK
PA4/TC1/PWM0
PAPU
PA5/OSC2 PAWK
PAPU
PA6/OSC1 PAWK
Rev. 1.10 8 June 9, 2009

HT46R064/065/066/0662/067

PA7/RES
PB0/SCOM0
PB1/SCOM1
PB2/SCOM2
PB3/[PFD]/SCOM3 PFD CTRL0 ¾ CMOS PFD output
PB4/[TC0]
TC0 CTRL0 ST ¾ External Timer 0 clock input
PB5/[INT]
INT CTRL0 ST ¾ External interrupt input
PB6~PB7 PBn PBPU ST CMOS General purpose I/O. Register enabled pull-up.
PC0/AN4 PCn PCPU ST CMOS General purpose I/O. Register enabled pull-up.
PC1/AN5
PC6/AN6 ANn ADCR AN ¾ A/D channel 4, 5, 6, 7
PC7/AN7
PC2/PWM2
PWM2 CTRL2 ¾ CMOS PWM output - HT46R0662 doesn¢t have PWM2
PC3/PWM1
PC4/XT2
XT2 CO ¾ LXT Low frequency crystal pin
PC5/XT1
XT1 CO ¾ LXT Low frequency crystal pin
PD0, PD1
PDn PDPU ST CMOS General purpose I/O. Register enabled pull-up.
PD3~PD7
PDn PDPU ST CMOS General purpose I/O. Register enabled pull-up.
PD2/TC2
TC2 ¾ ST ¾ External Timer 2 clock input - HT46R0662 doesn¢t have TC2
PE0~PE7 PEn PEPU ST CMOS General purpose I/O. Register enabled pull-up.
PF0, PF1 PFn PFPU ST CMOS General purpose I/O. Register enabled pull-up.

Rev. 1.10 9 June 9, 2009

HT46R064/065/066/0662/067
Absolute Maximum Ratings

Supply Voltage ...........................VSS-0.3V to VSS+6.0V Storage Temperature ............................-50°C to 125°C
Input Voltage..............................VSS-0.3V to VDD+0.3V Operating Temperature...........................-40°C to 85°C
IOL Total ..............................................................100mA IOH Total............................................................-100mA
Total Power Dissipation .....................................500mW
Note: These are stress ratings only. Stresses exceeding the range specified under ²Absolute Maximum Ratings² may
cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed
in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.
D.C. Characteristics Ta=25°C
Test Conditions
Symbol Parameter Min. Typ. Max. Unit
VDD Conditions
fSYS=4MHz 2.2 ¾ 5.5 V
VDD Operating Voltage ¾ fSYS=8MHz 3.0 ¾ 5.5 V
fSYS=12MHz 4.5 ¾ 5.5 V
Operating Current 3V ¾ 0.8 1.2 mA

IDD1 No load, fSYS=4MHz
(HXT, HIRC, ERC) 5V ¾ 1.5 2.25 mA
Operating Current 3V ¾ 1.4 2.1 mA

IDD2 No load, fSYS=8MHz
(HXT, HIRC, ERC) 5V ¾ 2.8 4.2 mA
Operating Current
IDD3 5V No load, fSYS=12MHz ¾ 4 6 mA
(HXT, HIRC, ERC)
3V No load, fSYS=32768Hz ¾ 5 10 mA
(LXT on OSC1/OSC2,
Operating Current 5V LVR disabled, LXTLP=1) ¾ 12 24 mA
IDD4
(HIRC + LXT, Slow Mode) 3V No load, fSYS=32768Hz ¾ 5 10 mA
(LXT on XT1/XT2,
5V LVR disabled, LXTLP=1) ¾ 10 20 mA
Standby Current 3V ¾ ¾ 5 mA
ISTB1 No load, system HALT
(LIRC On, LXT Off) 5V ¾ ¾ 10 mA
Standby Current 3V ¾ ¾ 1 mA
ISTB2 No load, system HALT
(LIRC Off, LXT Off) 5V ¾ ¾ 2 mA
3V No load, system HALT ¾ ¾ 5 mA
5V (LXT on OSC1/OSC2) ¾ ¾ 10 mA
Standby Current
ISTB3
(LIRC Off, LXT On, LXTLP=1) 3V ¾ ¾ 3 mA
No load, system HALT
5V (LXT on XT1/XT2) ¾ ¾ 5 mA
Input Low Voltage for I/O,
VIL1 ¾ ¾ 0 ¾ 0.3VDD V
TCn and INT
Input High Voltage for I/O,
VIH1 ¾ ¾ 0.7VDD ¾ VDD V
TCn and INT
VIL2 Input Low Voltage (RES) ¾ ¾ 0 ¾ 0.4VDD V
VIH2 Input High Voltage (RES) ¾ ¾ 0.9VDD ¾ VDD V
VLVR1 Low Voltage Reset 1 ¾ VLVR = 4.2V 3.98 4.2 4.42 V
Rev. 1.10 10 June 9, 2009

HT46R064/065/066/0662/067
Ta=25°C
Test Conditions
VDD Conditions
I/O Port Sink Current 3V 4 8 ¾ mA

IOL1 VOL=0.1VDD
(PA, PB, PC) 5V 10 20 ¾ mA
3V -2 -4 ¾ mA
IOH I/O Port Source Current VOH=0.9VDD
5V -5 -10 ¾ mA
IOL2 PA7 Sink Current 5V VOL=0.1VDD 2 3 ¾ mA
3V ¾ 20 60 100 kW
RPH Pull-high Resistance
5V ¾ 10 30 50 kW
SCOMC, ISEL[1:0]=00 17.5 25.0 32.5 mA
SCOMC, ISEL[1:0]=01 35 50 65 mA
ISCOM SCOM Operating Current 5V
SCOMC, ISEL[1:0]=10 70 100 130 mA
SCOMC, ISEL[1:0]=11 140 200 260 mA
VSCOM VDD/2 Voltage for LCD COM 5V No load 0.475 0.500 0.525 VDD
Note: The standby current (ISTB1~ISTB3) and IDD4 are measured with all I/O pins in input mode and tied to VDD.
A.C. Characteristics Ta=25°C
Test Conditions
VDD Conditions
2.2V~5.5V 32 ¾ 4000 kHz
fSYS System Clock ¾ 3.0V~5.5V 32 ¾ 8000 kHz
4.5V~5.5V 32 ¾ 12000 kHz
3V/5V Ta=25°C -2% 4 +2% MHz
3V/5V Ta=25°C -2% 8 +2% MHz
5V Ta=25°C -2% 12 +2% MHz
3V/5V Ta=0~70°C -5% 4 +5% MHz
3V/5V Ta=0~70°C -5% 8 +5% MHz
5V Ta=0~70°C -5% 12 +5% MHz
2.2V~
Ta=0~70°C -8% 4 +8% MHz
3.6V
3.0V~
Ta=0~70°C -8% 4 +8% MHz
5.5V
System Clock
fHIRC
(HIRC) 3.0V~
Ta=0~70°C -8% 8 +8% MHz
5.5V
4.5V~
Ta=0~70°C -8% 12 +8% MHz
5.5V
2.2V~
Ta= -40°C~85°C -12% 4 +12% MHz
3.6V
3.0V~
Ta= -40°C~85°C -12% 4 +12% MHz
5.5V
3.0V~
Ta= -40°C~85°C -12% 8 +12% MHz
5.5V
4.5V~
Ta= -40°C~85°C -12% 12 +12% MHz
5.5V
Rev. 1.10 11 June 9, 2009

HT46R064/065/066/0662/067
Ta=25°C
Test Conditions
VDD Conditions
5V Ta=25°C, R=120kW * -2% 4 +2% MHz
5V Ta=0~70°C, R=120kW * -5% 4 +5% MHz
System Clock Ta= -40°C~85°C,
fERC 5V -7% 4 +7% MHz
(ERC) R=120kW *
2.2V~ Ta= -40°C~85°C,
-11% 4 +11% MHz
5.5V R=120kW *
fLXT System Clock (LXT) ¾ ¾ ¾ 32768 ¾ Hz
2.2V~5.5V 0 ¾ 4000 kHz
Timer Input Frequency
fTIMER ¾ 3.0V~5.5V 0 ¾ 8000 kHz
(TCn)
4.5V~5.5V 0 ¾ 12000 kHz
3V ¾ 5 10 15 kHz
fLIRC LIRC Oscillator
5V ¾ 6.5 13 19.5 kHz
tRES External Reset Low Pulse Width ¾ ¾ 1 ¾ ¾ ms
For HXT/LXT ¾ 1024 ¾ tSYS
tSST System Start-up time Period ¾ For ERC/IRC ¾ 2 ¾ tSYS
(By configuration option) ¾ 1024 ¾ tSYS
tINT Interrupt Pulse Width ¾ ¾ 1 ¾ ¾ ms
tLVR Low Voltage Width to Reset ¾ ¾ 0.25 1 2 ms
RESTD Reset Delay Time ¾ ¾ ¾ 100 ¾ ms
Note: 1. tSYS=1/fSYS
2. *For fERC, as the resistor tolerance will influence the frequency a precision resistor is recommended.
3. For the HT46R065 devices, the fERC parameter is not applicable.
4. To maintain the accuracy of the internal HIRC oscillator frequency, a 0.1mF decoupling capacitor should
be connected between VDD and VSS and located as close to the device as possible.
ADC Characteristics Ta=25°C
Test Conditions
VDD Conditions
3V
DNL A/C Differential Non-Linearity tAD=0.5ms -2 ¾ 2 LSB
5V
3V
INL ADC Integral Non-Linearity tAD=0.5ms -4 ¾ 4 LSB
5V
Additional Power Consumption 3V ¾ 0.5 0.75 mA

IADC ¾
if A/D Converter is Used 5V ¾ 1.0 1.5 mA
Rev. 1.10 12 June 9, 2009

HT46R064/065/066/0662/067
Power-on Reset Characteristics

Test Conditions
VDD Conditions
VDD Start Voltage to Ensure
VPOR ¾ ¾ ¾ ¾ 100 mV
Power-on Reset
VDD raising rate to Ensure
RRVDD ¾ ¾ 0.035 ¾ ¾ V/ms
Power-on Reset
Minimum Time for VDD Stays at
tPOR ¾ ¾ 1 ¾ ¾ ms
VPOR to Ensure Power-on Reset
V D D
tP O R R R V D D
V P O R
T im e
Rev. 1.10 13 June 9, 2009

HT46R064/065/066/0662/067
System Architecture
A key factor in the high-performance features of the Program Counter is incremented at the beginning of the
Holtek range of microcontrollers is attributed to the inter- T1 clock during which time a new instruction is fetched.
nal system architecture. The range of devices take ad- The remaining T2~T4 clocks carry out the decoding and
vantage of the usual features found within RISC execution functions. In this way, one T1~T4 clock cycle
microcontrollers providing increased speed of operation forms one instruction cycle. Although the fetching and
and enhanced performance. The pipelining scheme is execution of instructions takes place in consecutive in-
implemented in such a way that instruction fetching and struction cycles, the pipelining structure of the
instruction execution are overlapped, hence instructions microcontroller ensures that instructions are effectively
are effectively executed in one cycle, with the exception executed in one instruction cycle. The exception to this
of branch or call instructions. An 8-bit wide ALU is used are instructions where the contents of the Program
in practically all operations of the instruction set. It car- Counter are changed, such as subroutine calls or
ries out arithmetic operations, logic operations, rotation, jumps, in which case the instruction will take one more
increment, decrement, branch decisions, etc. The inter- instruction cycle to execute.
nal data path is simplified by moving data through the
For instructions involving branches, such as jump or call
Accumulator and the ALU. Certain internal registers are instructions, two instruction cycles are required to com-
implemented in the Data Memory and can be directly or
plete instruction execution. An extra cycle is required as
indirectly addressed. The simple addressing methods of
the program takes one cycle to first obtain the actual
these registers along with additional architectural fea-
jump or call address and then another cycle to actually
tures ensure that a minimum of external components is execute the branch. The requirement for this extra cycle
required to provide a functional I/O and A/D control sys-
should be taken into account by programmers in timing
tem with maximum reliability and flexibility. sensitive applications.
Clocking and Pipelining

The main system clock, derived from either a Crys-
tal/Resonator or RC oscillator is subdivided into four in-
ternally generated non-overlapping clocks, T1~T4. The
O s c illa to r C lo c k
( S y s te m C lo c k )
P h a s e C lo c k T 1
P ro g ra m C o u n te r P C P C + 1 P C + 2
F e tc h In s t. (P C )
P ip e lin in g
E x e c u te In s t. (P C -1 ) F e tc h In s t. (P C + 1 )
E x e c u te In s t. (P C ) F e tc h In s t. (P C + 2 )
E x e c u te In s t. (P C + 1 )
System Clocking and Pipelining
1 M O V A ,[1 2 H ] F e tc h In s t. 1 E x e c u te In s t. 1
2 C A L L D E L A Y F e tc h In s t. 2 E x e c u te In s t. 2
3 C P L [1 2 H ] F e tc h In s t. 3 F lu s h P ip e lin e
4 : F e tc h In s t. 6 E x e c u te In s t. 6
5 : F e tc h In s t. 7
6 D E L A Y : N O P
Instruction Fetching
Rev. 1.10 14 June 9, 2009

HT46R064/065/066/0662/067
Program Counter terrupt acknowledge signal, the contents of the Program

During program execution, the Program Counter is used Counter are pushed onto the stack. At the end of a sub-
to keep track of the address of the next instruction to be routine or an interrupt routine, signaled by a return in-
executed. It is automatically incremented by one each struction, RET or RETI, the Program Counter is restored
time an instruction is executed except for instructions, to its previous value from the stack. After a device reset,
such as ²JMP² or ²CALL² that demand a jump to a the Stack Pointer will point to the top of the stack.
non-consecutive Program Memory address. Note that
P ro g ra m C o u n te r
the Program Counter width varies with the Program
Memory capacity depending upon which device is se-
lected. However, it must be noted that only the lower 8 T o p o f S ta c k S ta c k L e v e l 1
bits, known as the Program Counter Low Register, are S ta c k L e v e l 2
directly addressable by user. S ta c k P ro g ra m
S ta c k L e v e l 3
P o in te r M e m o ry
When executing instructions requiring jumps to
non-consecutive addresses such as a jump instruction,
a subroutine call, interrupt or reset, etc., the B o tto m o f S ta c k S ta c k L e v e l 8
microcontroller manages program control by loading the
required address into the Program Counter. For condi-
Device Stack Levels
tional skip instructions, once the condition has been
met, the next instruction, which has already been HT46R064 4
fetched during the present instruction execution, is dis- HT46R065
carded and a dummy cycle takes its place while the cor- HT46R066 6
rect instruction is obtained. HT46R0662
Program Counter HT46R067 8

Device Program Counter
PCL Register If the stack is full and an enabled interrupt takes place,
High Byte the interrupt request flag will be recorded but the ac-
HT46R064 PC9,PC8 knowledge signal will be inhibited. When the Stack
Pointer is decremented, by RET or RETI, the interrupt
HT46R065 PC10~PC8
will be serviced. This feature prevents stack overflow al-
HT46R066 PCL7~PCL0
PC11~PC8 lowing the programmer to use the structure more easily.
HT46R0662 However, when the stack is full, a CALL subroutine in-
HT46R067 PC12~PC8 struction can still be executed which will result in a stack
overflow. Precautions should be taken to avoid such
The lower byte of the Program Counter, known as the cases which might cause unpredictable program
Program Counter Low register or PCL, is available for branching.
program control and is a readable and writeable regis-
ter. By transferring data directly into this register, a short Arithmetic and Logic Unit - ALU
program jump can be executed directly, however, as The arithmetic-logic unit or ALU is a critical area of the
only this low byte is available for manipulation, the microcontroller that carries out arithmetic and logic op-
jumps are limited to the present page of memory, that is erations of the instruction set. Connected to the main
256 locations. When such program jumps are executed microcontroller data bus, the ALU receives related in-
it should also be noted that a dummy cycle will be instruction codes and performs the required arithmetic or
serted. logical operations after which the result will be placed in
The lower byte of the Program Counter is fully accessi- the specified register. As these ALU calculation or oper-
ble under program control. Manipulating the PCL might ations may result in carry, borrow or other status
cause program branching, so an extra cycle is needed changes, the status register will be correspondingly up-
to pre-fetch. Further information on the PCL register can dated to reflect these changes. The ALU supports the
be found in the Special Function Register section. following functions:
· Arithmetic operations: ADD, ADDM, ADC, ADCM,
Stack SUB, SUBM, SBC, SBCM, DAA
This is a special part of the memory which is used to · Logic operations: AND, OR, XOR, ANDM, ORM,
save the contents of the Program Counter only. The XORM, CPL, CPLA
stack is neither part of the Data or Program Memory · Rotation RRA, RR, RRCA, RRC, RLA, RL, RLCA,
space, and is neither readable nor writeable. The acti- RLC
vated level is indexed by the Stack Pointer, SP, and is · Increment and Decrement INCA, INC, DECA, DEC
neither readable nor writeable. At a subroutine call or in-
Rev. 1.10 15 June 9, 2009

HT46R064/065/066/0662/067
· Branch decision, JMP, SZ, SZA, SNZ, SIZ, SDZ, Special Vectors
SIZA, SDZA, CALL, RET, RETI
Within the Program Memory, certain locations are re-
served for special usage such as reset and interrupts.
Program Memory
· Reset Vector
The Program Memory is the location where the user This vector is reserved for use by the device reset for
code or program is stored. The device is supplied with program initialisation. After a device reset is initiated, the
One-Time Programmable, OTP, memory where users program will jump to this location and begin execution.
can program their application code into the device. By · External interrupt vector
using the appropriate programming tools, OTP devices This vector is used by the external interrupt. If the ex-
offer users the flexibility to freely develop their applica- ternal interrupt pin on the device receives an edge
tions which may be useful during debug or for products transition, the program will jump to this location and
requiring frequent upgrades or program changes. begin execution if the external interrupt is enabled and
the stack is not full. The external interrupt active edge
Structure transition type, whether high to low, low to high or both
is specified in the CTRL1 register.
The Program Memory has a capacity of 1K´14 to
8K´16. The Program Memory is addressed by the Pro- · Timer/Event 0/1/2 counter interrupt vector
gram Counter and also contains data, table information This internal vector is used by the Timer/Event Coun-
and interrupt entries. Table data, which can be setup in ters. If a Timer/Event Counter overflow occurs, the
program will jump to its respective location and begin
any location within the Program Memory, is addressed
execution if the associated Timer/Event Counter inter-
by separate table pointer registers.
rupt is enabled and the stack is not full.
Device Capacity · Time base interrupt vector
HT46R064 1K´14 This internal vector is used by the internal Time Base.
If a Time Base overflow occurs, the program will jump
HT46R065 2K´15 to this location and begin execution if the Time Base
HT46R066 counter interrupt is enabled and the stack is not full.
4K´15
HT46R0662
HT46R067 8K´16
H T 4 6 R 0 6 6
H T 4 6 R 0 6 4 H T 4 6 R 0 6 5 H T 4 6 R 0 6 6 2 H T 4 6 R 0 6 7
0 0 H R e s e t R e s e t R e s e t R e s e t
0 4 H E x te rn a l E x te rn a l E x te rn a l E x te rn a l
In te rru p t In te rru p t In te rru p t In te rru p t
0 8 H T im e r 0 T im e r 0 T im e r 0 T im e r 0
0 C H A /D T im e r 1 T im e r 1 T im e r 1
1 0 H T im e B a s e A /D A /D T im e r 2
1 4 H T im e B a s e T im e B a s e A /D
In te rru p t In te rru p t In te rru p t
1 8 H T im e B a s e
In te rru p t
3 F F H 1 4 b its
7 F F H 1 5 b its
F F F H 1 5 b its
1 F F F H 1 6 b its
Program Memory Structure
Rev. 1.10 16 June 9, 2009

HT46R064/065/066/0662/067
Look-up Table Table Program Example

Any location within the Program Memory can be defined The accompanying example shows how the table
as a look-up table where programmers can store fixed pointer and table data is defined and retrieved from the
data. To use the look-up table, the table pointer must device. This example uses raw table data located in the
first be setup by placing the lower order address of the last page which is stored there using the ORG state-
look up data to be retrieved in the table pointer register, ment. The value at this ORG statement is ²300H² which
TBLP. This register defines the lower 8-bit address of refers to the start address of the last page within the 1K
the look-up table. Program Memory of the HT46R064 microcontrollers.
After setting up the table pointer, the table data can be The table pointer is setup here to have an initial value of
retrieved from the current Program Memory page or last ²06H². This will ensure that the first data read from the
Program Memory page using the ²TABRDC[m]² or data table will be at the Program Memory address
²TABRDL [m]² instructions, respectively. When these in- ²306H² or 6 locations after the start of the last page.
structions are executed, the lower order table byte from Note that the value for the table pointer is referenced to
the Program Memory will be transferred to the user de- the first address of the present page if the ²TABRDC
fined Data Memory register [m] as specified in the in- [m]² instruction is being used. The high byte of the table
struction. The higher order table data byte from the data which in this case is equal to zero will be trans-
Program Memory will be transferred to the TBLH special ferred to the TBLH register automatically when the
register. Any unused bits in this transferred higher order ²TABRDL [m]² instruction is executed.
byte will be read as ²0². Because the TBLH register is a read-only register and
The following diagram illustrates the addressing/data cannot be restored, care should be taken to ensure its
flow of the look-up table: protection if both the main routine and Interrupt Service
Routine use the table read instructions. If using the table
L a s t p a g e o r read instructions, the Interrupt Service Routines may
p re s e n t p a g e
P C x ~ P C 8 change the value of TBLH and subsequently cause er-
P ro g ra m M e m o ry
P C H ig h B y te rors if used again by the main routine. As a rule it is rec-
A d d re s s
D a ta ommended that simultaneous use of the table read

T B L P R e g is te r 1 4 ~ 1 6 b its instructions should be avoided. However, in situations
where simultaneous use cannot be avoided, the inter-
rupts should be disabled prior to the execution of any
U s e r S e le c te d main routine table-read instructions. Note that all table
R e g is te r T B L H
R e g is te r related instructions require two instruction cycles to
H ig h B y te L o w B y te complete their operation.
Table Location Bits

Instruction
b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0
TABRDC [m] PC12 PC11 PC10 PC9 PC8 @7 @6 @5 @4 @3 @2 @1 @0
TABRDL [m] 1 1 1 1 1 @7 @6 @5 @4 @3 @2 @1 @0
Table Location
Note: PC12~PC8: Current Program Counter bits

@7~@0: Table Pointer TBLP bits
For the HT46R064, the Table address location is 10 bits, i.e. from b9~b0.
For the HT46R065, the Table address location is 11 bits, i.e. from b10~b0.
For the HT46R066/HT46R0662, the Table address location is 12 bits, i.e. from b11~b0
For the HT46R067, the Table address location is 13 bits, i.e. from b12~b0
Rev. 1.10 17 June 9, 2009

HT46R064/065/066/0662/067
Table Read Program Example:

tempreg1 db ? ; temporary register #1
tempreg2 db ? ; temporary register #2
:
:
mov a,06h ; initialise table pointer - note that this address
; is referenced
mov tblp,a ; to the last page or present page
:
:
tabrdl tempreg1 ; transfers value in table referenced by table pointer
; to tempregl
; data at prog. memory address ²306H² transferred to
; tempreg1 and TBLH
dec tblp ; reduce value of table pointer by one
tabrdl tempreg2 ; transfers value in table referenced by table pointer

; to tempreg2
; data at prog.memory address ²305H² transferred to
; tempreg2 and TBLH
; in this example the data ²1AH² is transferred to
; tempreg1 and data ²0FH² to register tempreg2
; the value ²00H² will be transferred to the high byte
; register TBLH
:
:
org 300h ; sets initial address of last page
dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh

:
:
Data Memory
The Data Memory is a volatile area of 8-bit wide RAM The two sections of Data Memory, the Special Purpose
internal memory and is the location where temporary in- and General Purpose Data Memory are located at con-
formation is stored. secutive locations. All are implemented in RAM and are 8
bits wide but the length of each memory section is dic-
Structure tated by the type of microcontroller chosen. The start ad-
Divided into two sections, the first of these is an area of dress of the Data Memory for all devices is the address
RAM where special function registers are located. These ²00H².
registers have fixed locations and are necessary for cor- All microcontroller programs require an area of
rect operation of the device. Many of these registers can read/write memory where temporary data can be stored
be read from and written to directly under program con- and retrieved for use later. It is this area of RAM memory
trol, however, some remain protected from user manipu- that is known as General Purpose Data Memory. This
lation. The second area of Data Memory is reserved for area of Data Memory is fully accessible by the user pro-
general purpose use. All locations within this area are gram for both read and write operations. By using the
read and write accessible under program control. ²SET [m].i² and ²CLR [m].i² instructions individual bits
Device Capacity Banks can be set or reset under program control giving the
user a large range of flexibility for bit manipulation in the
HT46R064 64´8 ¾
Data Memory.
HT46R065 96´8 ¾
For some devices, the Data Memory is subdivided into
HT46R066 128´8 ¾ two banks, which are selected using a Bank Pointer.
HT46R0662 224´8 0, 1 Only data in Bank 0 can be directly addressed, data in
Bank 1 must be indirectly addressed.
HT46R067 384´8 0, 1
Rev. 1.10 18 June 9, 2009

HT46R064/065/066/0662/067
H T 4 6 R 0 6 4 H T 4 6 R 0 6 5 H T 4 6 R 0 6 6 Special Function Registers

0 0 H IA R 0 IA R 0 IA R 0
S p e c ia l To ensure successful operation of the microcontroller,
0 1 H M P 0 M P 0 M P 0
P u rp o s e certain internal registers are implemented in the Data
R e g is te r s
Memory area. These registers ensure correct operation
3 F H of internal functions such as timers, interrupts, etc., as
4 0 H
well as external functions such as I/O data control. The
6 4 b y te s
7 F H 9 6 b y te s 1 2 8 b y te s G e n e ra l location of these registers within the Data Memory be-
P u rp o s e gins at the address ²00H² and are mapped into both
9 F H R e g is te r s
Bank 0 and Bank 1. Any unused Data Memory locations
between these special function registers and the point
B F H
where the General Purpose Memory begins is reserved
and attempting to read data from these locations will re-
turn a value of ²00H².
H T 4 6 R 0 6 6 2
B a n k 0 B a n k 1
Indirect Addressing Registers - IAR0, IAR1
0 0 H IA R 0 IA R 0
S p e c ia l The Indirect Addressing Registers, IAR0 and IAR1, al-
0 1 H M P 0 M P 0
P u rp o s e though having their locations in normal RAM register
R e g is te r s
space, do not actually physically exist as normal regis-
3 F H ters. The method of indirect addressing for RAM data
4 0 H
G e n e ra l manipulation uses these Indirect Addressing Registers
P u rp o s e
T o ta l 2 2 4 b y te s and Memory Pointers, in contrast to direct memory ad-
R e g is te r s
5 F H dressing, where the actual memory address is speci-
F F H fied. Actions on the IAR0 and IAR1 registers will result in
no actual read or write operation to these registers but
rather to the memory location specified by their corre-
H T 4 6 R 0 6 7 sponding Memory Pointer, MP0 or MP1. Acting as a
B a n k 0 B a n k 1 pair, IAR0 with MP0 and IAR1 with MP1 can together ac-
0 0 H IA R 0 IA R 0 cess data from the Data Memory. As the Indirect Ad-
0 1 H M P 0 M P 0 S p e c ia l dressing Registers are not physically implemented,
P u rp o s e
R e g is te r s reading the Indirect Addressing Registers indirectly will
return a result of ²00H² and writing to the registers indi-
3 F H
4 0 H rectly will result in no operation.
G e n e ra l
P u rp o s e
R e g is te r s Memory Pointers - MP0, MP1
T o ta l 3 8 4 b y te s
F F H Two Memory Pointers, known as MP0 and MP1 are pro-
vided. These Memory Pointers are physically imple-
Data Memory Structure mented in the Data Memory and can be manipulated in
the same way as normal registers providing a conve-
Note: Most of the Data Memory bits can be directly
nient way with which to indirectly address and track
manipulated using the ²SET [m].i² and ²CLR
data. MP0 can only be used to indirectly address data in
[m].i² with the exception of a few dedicated bits.
Bank 0 while MP1 can be used to address data in Bank
The Data Memory can also be accessed
0 and Bank1. When any operation to the relevant Indi-
through the memory pointer registers.
rect Addressing Registers is carried out, the actual ad-
dress that the microcontroller is directed to, is the
Special Purpose Data Memory address specified by the related Memory Pointer. Note
This area of Data Memory is where registers, necessary that for the HT46R064 device, bit 7 of the Memory
for the correct operation of the microcontroller, are Pointers is not required to address the full memory
stored. Most of the registers are both readable and space. When bit 7 of the Memory Pointers for these de-
writeable but some are protected and are readable only, vices is read, a value of ²1² will be returned. Note that in-
the details of which are located under the relevant Spe- direct addressing using MP1 and IAR1 must be used to
cial Function Register section. Note that for locations access any data in Bank 1. The following example shows
that are unused, any read instruction to these addresses how to clear a section of four Data Memory locations al-
will return the value ²00H². ready defined as locations adres1 to adres4.
Rev. 1.10 19 June 9, 2009

HT46R064/065/066/0662/067
H T 4 6 R 0 6 4 H T 4 6 R 0 6 5 H T 4 6 R 0 6 6 H T 4 6 R 0 6 6 2 H T 4 6 R 0 6 7
0 0 H IA R 0 IA R 0 IA R 0 IA R 0 IA R 0
0 1 H M P 0 M P 0 M P 0 M P 0 M P 0
0 2 H IA R 1 IA R 1 IA R 1 IA R 1 IA R 1
0 3 H M P 1 M P 1 M P 1 M P 1 M P 1
0 4 H B P B P
0 5 H A C C A C C A C C A C C A C C
0 6 H P C L P C L P C L P C L P C L
0 7 H T B L P T B L P T B L P T B L P T B L P
0 8 H T B L H T B L H T B L H T B L H T B L H
0 9 H W D T S W D T S W D T S W D T S W D T S
0 A H S T A T U S S T A T U S S T A T U S S T A T U S S T A T U S
0 B H IN T C 0 IN T C 0 IN T C 0 IN T C 0 IN T C 0
0 C H T M R 0 T M R 0 T M R 0 T M R 0 T M R 0
0 D H T M R 0 C T M R 0 C T M R 0 C T M R 0 C T M R 0 C
0 E H T M R 1 T M R 1 T M R 1 T M R 1
0 F H T M R 1 C T M R 1 C T M R 1 C T M R 1 C
1 0 H P A P A P A P A P A
1 1 H P A C P A C P A C P A C P A C
1 2 H P A P U P A P U P A P U P A P U P A P U
1 3 H P A W K P A W K P A W K P A W K P A W K
1 4 H P B P B P B P B P B
1 5 H P B C P B C P B C P B C P B C
1 6 H P B P U P B P U P B P U P B P U P B P U
1 7 H P C P C P C P C P C
1 8 H P C C P C C P C C P C C P C C
1 9 H P C P U P C P U P C P U P C P U P C P U
1 A H C T R L 0 C T R L 0 C T R L 0 C T R L 0 C T R L 0
1 B H C T R L 1 C T R L 1 C T R L 1 C T R L 1 C T R L 1
1 C H S C O M C S C O M C S C O M C S C O M C
1 D H P W M 1 P W M 1 P W M 1
1 E H IN T C 1 IN T C 1 IN T C 1 IN T C 1 IN T C 1
1 F H P W M 0 P W M 0 P W M 0 P W M 0 P W M 0
2 0 H A D R L A D R L A D R L A D R L A D R L
2 1 H A D R H A D R H A D R H A D R H A D R H
2 2 H A D C R A D C R A D C R A D C R A D C R
2 3 H A C S R A C S R A C S R A C S R A C S R
2 4 H
2 5 H P D P D P D
2 6 H P D C P D C P D C
2 7 H P D P U P D P U P D P U
2 8 H P E P E
2 9 H P E C P E C
2 A H P E P U P E P U
2 B H P F P F
2 C H P F C P F C
2 D H P F P U P F P U
2 E H T M R 2
2 F H T M R 2 C
3 0 H P W M 2
3 1 H C T R L 2 C T R L 2
3 2 H
3 F H
: U n u s e d , re a d a s "0 0 "
Special Purpose Data Memory
Rev. 1.10 20 June 9, 2009

HT46R064/065/066/0662/067
· Indirect Addressing Program Example

data .section ¢data¢
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 code
org 00h
start:
mov a,04h ; setup size of block
mov block,a
mov a,offset adres1 ; Accumulator loaded with first RAM address
mov mp0,a ; setup memory pointer with first RAM address
loop:
clr IAR0 ; clear the data at address defined by MP0
inc mp0 ; increment memory pointer
sdz block ; check if last memory location has been cleared
jmp loop
continue:
The important point to note here is that in the example shown above, no reference is made to specific Data Memory
addresses.
Accumulator - ACC jumps within the current Program Memory page are per-
The Accumulator is central to the operation of any mitted. When such operations are used, note that a
microcontroller and is closely related with operations dummy cycle will be inserted.
carried out by the ALU. The Accumulator is the place
Bank Pointer - BP
where all intermediate results from the ALU are stored.
Without the Accumulator it would be necessary to write In the HT46R0662 and HT46R067 devices, the Data
the result of each calculation or logical operation such Memory is divided into two Banks, known as Bank 0 and
as addition, subtraction, shift, etc., to the Data Memory Bank 1. A Bank Pointer, which is bit 0 of the Bank Pointer
resulting in higher programming and timing overheads. register is used to select the required Data Memory
Data transfer operations usually involve the temporary bank. Only data in Bank 0 can be directly addressed as
storage function of the Accumulator; for example, when data in Bank 1 must be indirectly addressed using Mem-
transferring data between one user defined register and ory Pointer MP1 and Indirect Addressing Register IAR1.
another, it is necessary to do this by passing the data Using Memory Pointer MP0 and Indirect Addressing
through the Accumulator as no direct transfer between Register IAR0 will always access data from Bank 0, irre-
two registers is permitted. spective of the value of the Bank Pointer. Memory
Pointer MP1 and Indirect Addressing Register IAR1 can
Program Counter Low Register - PCL indirectly address data in either Bank 0 or Bank 1 de-
To provide additional program control functions, the low pending upon the value of the Bank Pointer.
byte of the Program Counter is made accessible to pro- The Data Memory is initialised to Bank 0 after a reset, ex-
grammers by locating it within the Special Purpose area cept for the WDT time-out reset in the Idle/Sleep Mode, in
of the Data Memory. By manipulating this register, direct which case, the Data Memory bank remains unaffected.
jumps to other program locations are easily imple- It should be noted that Special Function Data Memory is
mented. Loading a value directly into this PCL register not affected by the bank selection, which means that the
will cause a jump to the specified Program Memory lo- Special Function Registers can be accessed from within
cation, however, as the register is only 8-bit wide, only either Bank 0 or Bank 1. Directly addressing the Data
· BP Register
Bit 7 6 5 4 3 2 1 0
Name ¾ ¾ ¾ ¾ ¾ ¾ ¾ DMBP0
R/W ¾ ¾ ¾ ¾ ¾ ¾ ¾ R/W
POR ¾ ¾ ¾ ¾ ¾ ¾ ¾ 0
Bit 7~1 : unimplemented, read as ²0²

Bit 0 DMBP0: Data Memory bank point
0: Bank 0
1: Bank 1
Rev. 1.10 21 June 9, 2009

HT46R064/065/066/0662/067
Memory will always result in Bank 0 being accessed irre- the status registers are important and if the interrupt rou-
spective of the value of the Bank Pointer. tine can change the status register, precautions must be
taken to correctly save it. Note that bits 0~3 of the
Status Register - STATUS STATUS register are both readable and writeable bits.
This 8-bit register contains the zero flag (Z), carry flag
Input/Output Ports and Control Registers
(C), auxiliary carry flag (AC), overflow flag (OV), power
down flag (PDF), and watchdog time-out flag (TO). Within the area of Special Function Registers, the port
These arithmetic/logical operation and system manage- PA, PB, etc data I/O registers and their associated con-
ment flags are used to record the status and operation of trol register PAC, PBC, etc play a prominent role. These
the microcontroller. registers are mapped to specific addresses within the
Data Memory as shown in the Data Memory table. The
With the exception of the TO and PDF flags, bits in the
data I/O registers, are used to transfer the appropriate
status register can be altered by instructions like most
output or input data on the port. The control registers
other registers. Any data written into the status register
specifies which pins of the port are set as inputs and
will not change the TO or PDF flag. In addition, opera-
which are set as outputs. To setup a pin as an input, the
tions related to the status register may give different re-
corresponding bit of the control register must be set
sults due to the different instruction operations. The TO
high, for an output it must be set low. During program in-
flag can be affected only by a system power-up, a WDT
itialisation, it is important to first setup the control regis-
time-out or by executing the ²CLR WDT² or ²HALT² in-
ters to specify which pins are outputs and which are
struction. The PDF flag is affected only by executing the
inputs before reading data from or writing data to the I/O
²HALT² or ²CLR WDT² instruction or during a system
ports. One flexible feature of these registers is the ability
power-up.
to directly program single bits using the ²SET [m].i² and
The Z, OV, AC and C flags generally reflect the status of ²CLR [m].i² instructions. The ability to change I/O pins
the latest operations. from output to input and vice versa by manipulating spe-
In addition, on entering an interrupt sequence or execut- cific bits of the I/O control registers during normal pro-
ing a subroutine call, the status register will not be gram operation is a useful feature of these devices.
pushed onto the stack automatically. If the contents of
· STATUS Register
Bit 7 6 5 4 3 2 1 0
Name ¾ ¾ TO PDF OV Z AC C
R/W ¾ ¾ R R R/W R/W R/W R/W
POR ¾ ¾ 0 0 x x x x
²x² unknown
Bit 7, 6 Unimplemented, read as ²0²
Bit 5 TO: Watchdog Time-Out flag
0: After power up or executing the ²CLR WDT² or ²HALT² instruction
1: A watchdog time-out occurred.
Bit 4 PDF: Power down flag
0: After power up or executing the ²CLR WDT² instruction
1: By executing the ²HALT² instruction
Bit 3 OV: Overflow flag
0: no overflow
1: an operation results in a carry into the highest-order bit but not a carry out of the
highest-order bit or vice versa.
Bit 2 Z: Zero flag
0: The result of an arithmetic or logical operation is not zero
1: The result of an arithmetic or logical operation is zero
Bit 1 AC: Auxiliary flag
0: no auxiliary carry
1: an operation results in a carry out of the low nibbles in addition, or no borrow from the
high nibble into the low nibble in subtraction
Bit 0 C: Carry flag
0: no carry-out
1: an operation results in a carry during an addition operation or if a borrow does not take place
during a subtraction operation
C is also affected by a rotate through carry instruction.
Rev. 1.10 22 June 9, 2009

HT46R064/065/066/0662/067
System Control Registers - CTRL0, CTRL1, CTRL2

These registers are used to provide control over various internal functions. Some of these include the PFD control,
PWM control, certain system clock options, the LXT Oscillator low power control, external Interrupt edge trigger type,
Watchdog Timer enable function, Time Base function division ratio, and the LXT oscillator enable control.
· CTRL0 Register
¨ HT46R064
Bit 7 6 5 4 3 2 1 0
Name ¾ ¾ PWMSEL ¾ PWMC0 PFDC LXTLP CLKMOD
R/W ¾ ¾ R/W ¾ R/W R/W R/W R/W
POR ¾ ¾ 0 ¾ 0 0 0 0
¨ HT46R065
Bit 7 6 5 4 3 2 1 0
Name ¾ PFDCS PWMSEL ¾ PWMC0 PFDC LXTLP CLKMOD
R/W ¾ R/W R/W ¾ R/W R/W R/W R/W
POR ¾ 0 0 ¾ 0 0 0 0
¨ HT46R066/HT46R0662/HT46R067
Bit 7 6 5 4 3 2 1 0
Name PCFG PFDCS PWMSEL PWMC1 PWMC0 PFDC LXTLP CLKMOD
R/W R/W R/W R/W R/W R/W R/W R/W R/W
POR 0 0 0 0 0 0 0 0
Bit 7 PCFG: I/O configuration

0: INT/TC0/PFD pin-shared with PA3/PA2/PA1
1: INT/TC0/PFD pin-shared with PB5/PB4/PB3
Bit 6 PFDCS: PFD clock source
0: timer0
1: timer1
Bit 5 PWMSEL: PWM type selection
0: 6+2
1: 7+1
Bit 4 PWMC1: I/O or PWM1
0: I/O
1: PWM1
Bit 3 PWMC0: I/O or PWM0
0: I/O
1: PWM0
Bit 2 PFDC: I/O or PFD
0: I/O
1: PFD
Bit 1 LXTLP: LXT oscillator low power control function
0: LXT Oscillator quick start-up mode
1: LXT Oscillator Low Power Mode
Bit 0 CLKMOD: system clock mode selection.
0: High speed - HIRC used as system clock
1: Low speed - LXT used as system clock, HIRC oscillator stopped.
For HT46R064/065/066, these selections are only valid if the oscillator configuration options
have selected the HIRC+LXT.
Note: If PWM0/1/2 output is selected by PWMC0/1/2 bit, fTP comes always from fSYS.
(fTP is the clock source for timer0/2 , time base and PWM)
Rev. 1.10 23 June 9, 2009

HT46R064/065/066/0662/067
· CTRL1 Register
Bit 7 6 5 4 3 2 1 0
Name INTEG1 INTEG0 TBSEL1 TBSEL0 WDTEN3 WDTEN2 WDTEN1 WDTEN0
POR 1 0 0 0 1 0 1 0
Bit 7, 6 INTEG1, INTEG0: External interrupt edge type

00: disable
01: rising edge trigger
10: falling edge trigger
11: dual edge trigger
Bit 5, 4 TBSEL1, TBSEL0: Time base period selection
00: 210 ´ (1/fTP)
01: 211 ´ (1/fTP)
10: 212 ´ (1/fTP)
11: 213 ´ (1/fTP)
Bit 3~0 WDTEN3, WDTEN2, WDTEN1, WDTEN0: WDT function enable
1010: WDT disabled
Other values: WDT enabled - Recommended value is 0101
If the ²watchdog timer enable² is configuration option is selected, then the watchdog timer will
always be enabled and the WDTEN3~WDTEN0 control bits will have no effect.
Note: The WDT is only disabled when both the WDT configuration option is disabled and when bits
WDTEN3~WDTEN0=1010.
The WDT is enabled when either the WDT configuration option is enabled or when bits
WDTEN3~WDTEN0¹1010.
· CTRL2 Register
¨ HT46R0662
Bit 7 6 5 4 3 2 1 0
Name ¾ ¾ ¾ ¾ ¾ ¾ ¾ LXTEN
R/W ¾ ¾ ¾ ¾ ¾ ¾ ¾ R/W
POR ¾ ¾ ¾ ¾ ¾ ¾ ¾ 1
¨ HT46R067
Bit 7 6 5 4 3 2 1 0
Name ¾ ¾ ¾ PWMC2 ¾ ¾ ¾ LXTEN
R/W ¾ ¾ ¾ R/W ¾ ¾ ¾ R/W
POR ¾ ¾ ¾ 0 ¾ ¾ ¾ 1
Others Unimplemented, read as ²0²

Bit 4 PWMC2: IO or PWM2 control
0: I/O
1: PWM2 output
Bit 0 LXTEN: LXT Oscillator on/off control after execution of HALT instruction
0: LXT off in Sleep Mode
1: LXT on in idle mode
Rev. 1.10 24 June 9, 2009

HT46R064/065/066/0662/067
Wake-up Function Register - PAWK System Clock Configurations

When the microcontroller enters the Idle/Sleep Mode, There are five system oscillators. Three high speed os-
various methods exist to wake the device up and con- cillators and two low speed oscillators. The high speed
tinue with normal operation. One method is to allow a oscillators are the external crystal/ceramic oscillator -
falling edge on the I/O pins to have a wake-up function. HXT, the external - ERC, and the internal RC oscillator -
This register is used to select which Port A I/O pins are HIRC. The two low speed oscillator are the external
used to have this wake-up function. 32768Hz oscillator - LXT and the internal 13kHz
(VDD=5V) oscillator - LIRC.
Pull-high Registers -
PAPU, PBPU, PCPU, PDPU, PEPU, PFPU External Crystal/Resonator Oscillator - HXT
The I/O pins, if configured as inputs, can have internal The simple connection of a crystal across OSC1 and
pull-high resistors connected, which eliminates the need OSC2 will create the necessary phase shift and feed-
for external pull-high resistors. This register selects which back for oscillation. However, for some crystals and
I/O pins are connected to internal pull-high resistors. most resonator types, to ensure oscillation and accurate
frequency generation, it is necessary to add two small
Software COM Register - SCOMC value external capacitors, C1 and C2. The exact values
The pins PB0~PB3 on Port B can be used as SCOM of C1 and C2 should be selected in consultation with the
lines to drive an external LCD panel. To implement this crystal or resonator manufacturer¢s specification.
function, the SCOMC register is used to setup the cor-
C 1 In te r n a l
rect bias voltages on these pins. O S C 1 O s c illa to r
C ir c u it
R p R f
Oscillator
Various oscillator options offer the user a wide range of
functions according to their various application require- T o in te r n a l
O S C 2 c ir c u its
ments. The flexible features of the oscillator functions C 2
ensure that the best optimisation can be achieved in

N o te : 1 . R p is n o r m a lly n o t r e q u ir e d . C 1 a n d C 2 a r e r e q u ir e d .
terms of speed and power saving. Oscillator selections 2 . A lth o u g h n o t s h o w n O S C 1 /O S C 2 p in s h a v e a p a r a s itic
and operation are selected through a combination of c a p a c ita n c e o f a r o u n d 7 p F .
configuration options and registers.
Crystal/Resonator Oscillator - HXT
System Oscillator Overview
Crystal Oscillator C1 and C2 Values
In addition to being the source of the main system clock
the oscillators also provide clock sources for the Watch- Crystal Frequency C1 C2
dog Timer and Time Base functions. External oscillators 12MHz 8pF 10pF
requiring some external components as well as a two 8MHz 8pF 10pF
fully integrated internal oscillators, requiring no external
4MHz 8pF 10pF
components, are provided to form a wide range of both
fast and slow system oscillators. 1MHz 100pF 100pF
Type Name Freq. Pins Note: C1 and C2 values are for guidance only.
400kHz~ OSC1/ Crystal Recommended Capacitor Values

External Crystal HXT
12MHz OSC2
400kHz~
External RC ERC OSC1
12MHz
Internal High
HIRC 4, 8 or 12MHz ¾
Speed RC
OSC1/
External Low OSC2
LXT 32768Hz
Speed Crystal XT1/
XT2*
Internal Low
LIRC 13kHz ¾
Speed RC
²*² For HT46R0662/HT46R067 only
Rev. 1.10 25 June 9, 2009

HT46R064/065/066/0662/067
External RC Oscillator - ERC External 32768Hz Crystal Oscillator - LXT

Using the ERC oscillator only requires that a resistor, When the microcontroller enters the Idle/Sleep Mode,
with a value between 24kW and 1.5MW, is connected the system clock is switched off to stop microcontroller
between OSC1 and VDD, and a capacitor is connected activity and to conserve power. However, in many
between OSC and ground, providing a low cost oscilla- microcontroller applications it may be necessary to keep
tor configuration. It is only the external resistor that de- the internal timers operational even when the
termines the oscillation frequency; the external microcontroller is in the Power-down Mode. To do this,
capacitor has no influence over the frequency and is another clock, independent of the system clock, must be
connected for stability purposes only. Device trimming provided. To do this a configuration option exists to allow
during the manufacturing process and the inclusion of a high speed oscillator to be used in conjunction with a a
internal frequency compensation circuits are used to en- low speed oscillator, known as the LXT oscillator. The
sure that the influence of the power supply voltage, tem- LXT oscillator is implemented using a 32768Hz crystal
perature and process variations on the oscillation connected to pins OSC1/OSC2 for the HT46R064/
frequency are minimised. As a resistance/frequency ref- HT46R065/HT46R066 or connected to pins XT1/XT2
erence point, it can be noted that with an external 120K for the HT46R0662/HT46R067. However, for some
resistor connected and with a 5V voltage power supply crystals, to ensure oscillation and accurate frequency
and temperature of 25 degrees, the oscillator will have a generation, it is necessary to add two small value exter-
frequency of 4MHz within a tolerance of 2%. Here only nal capacitors, C1 and C2. The exact values of C1 and
the OSC1 pin is used, which is shared with I/O pin PA6, C2 should be selected in consultation with the crystal or
leaving pin PA5 free for use as a normal I/O pin. resonator manufacturer¢s specification. The external
V D D parallel feedback resistor, Rp, is required. For the
HT46R064/HT46R065/HT46R066 devices the LXT os-
R O S C
cillator must be used together with the HIRC oscillator.
For the HT46R0662/HT46R067 devices the LXT oscilla-
P A 6 /O S C 1
tor must be used together with either the HXT, ERC or
4 7 0 p F
HIRC register.
C 1 In te r n a l
P A 5 /O S C 2 O s c illa to r
C ir c u it
External RC Oscillator - ERC 3 2 7 6 8 H z R p
In te rn a l R C
O s c illa to r
Internal RC Oscillator - HIRC
T o in te r n a l
The internal RC oscillator is a fully integrated system os- c ir c u its
C 2
cillator requiring no external components. The internal
RC oscillator has three fixed frequencies of either
N o te : 1 . R p , C 1 a n d C 2 a r e r e q u ir e d .
4MHz, 8MHz or 12MHz. Device trimming during the 2 . A lth o u g h n o t s h o w n p in s h a v e a
manufacturing process and the inclusion of internal fre- p a r a s itic c a p a c ita n c e o f a r o u n d 7 p F .
quency compensation circuits are used to ensure that External LXT Oscillator - HXT
the influence of the power supply voltage, temperature
and process variations on the oscillation frequency are LXT Oscillator C1 and C2 Values
minimised. As a result, at a power supply of either 3V or
Crystal Frequency C1 C2
5V and at a temperature of 25 degrees, the fixed oscilla-
tion frequency of 4MHz, 8MHz or 12MHz will have a tol- 32768Hz 8pF 10pF
erance within 2%. Note that if this internal system clock Note: 1. C1 and C2 values are for guidance only.
option is selected, as it requires no external pins for its 2. RP=5M~10MW is recommended.
operation, I/O pins PA5 and PA6 are free for use as nor-
32768 Hz Crystal Recommended Capacitor Values
mal I/O pins.
For the HT46R0662/HT46R067, a configuration option
P A 5 /O S C 2 determines if the XT1/XT2 pins are used for the LXT os-
In te rn a l R C
O s c illa to r cillator or as I/O pins.
P A 6 /O S C 1
· If the I/O option is selected then the XT1/XT2 pins can
be used as normal I/O pins.
N o te : P A 5 /P A 6 u s e d a s n o rm a l I/O s
· If the ²LXT oscillator²is selected then the 32kHz crys-
Internal RC Oscillator - HIRC
tal should be connected to the XT1/ XT2 pins.
Rev. 1.10 26 June 9, 2009

HT46R064/065/066/0662/067
LXT Oscillator Low Power Function

Operating Modes
The LXT oscillator can function in one of two modes, the
By using the LXT low frequency oscillator in combina-
Quick Start Mode and the Low Power Mode. The mode
tion with a high frequency oscillator, the system can be
selection is executed using the LXTLP bit in the CTRL0
selected to operate in a number of different modes.
register.
These Modes are Normal, Slow, Idle and Sleep.
LXTLP Bit LXT Mode
0 Quick Start Mode Types and Selection
1 Low-power The higher frequency oscillators provide higher perfor-

mance but carry with it the disadvantage of higher
After power on the LXTLP bit will be automatically power requirements, while the opposite is of course true
cleared to zero ensuring that the LXT oscillator is in the for the lower frequency oscillators. With the capability of
Quick Start operating mode. In the Quick Start Mode the dynamically switching between fast and slow oscillators,
LXT oscillator will power up and stabilise quickly. How- the device has the flexibility to optimise the perfor-
ever, after the LXT oscillator has fully powered up it can mance/power ratio, a feature especially important in
be placed into the Low-power mode by setting the power sensitive portable applications.
LXTLP bit high. The oscillator will continue to run but
· HT46R064/HT46R065/HT46R066
with reduced current consumption, as the higher current
For these devices, if the LXT oscillator is used then
consumption is only required during the LXT oscillator
the internal RC oscillator, HIRC, must be used as the
start-up. In power sensitive applications, such as battery high frequency oscillator. If the HXT or the ERC oscil-
applications, where power consumption must be kept to lator is chosen as the high frequency system clock
a minimum, it is therefore recommended that the appli- then the LXT oscillator cannot be used for sharing the
cation program sets the LXTLP bit high about 2 seconds same pins. The CLKMOD bit in the CTRL0 register
after power-on. can be used to switch the system clock from the high
speed HIRC oscillator to the low speed LXT oscillator.
It should be noted that, no matter what condition the
When the HALT instruction is executed and the device
LXTLP bit is set to, the LXT oscillator will always func- enters the Idle/Sleep Mode the LXT oscillator will al-
tion normally, the only difference is that it will take more ways continue to run. For these devices the LXT crys-
time to start up if in the Low-power mode. tal is connected to the OSC1/OSC2 pins and LXT will
always run (the LXTEN bit is not used).
Internal Low Speed Oscillator - LIRC Note that CLKMOD is only valid in HIRC+LXT oscillator
configuration for HT46R064/HT46R065/HT46R066.
The LIRC is a fully self-contained free running on-chip
RC oscillator with a typical frequency of 13kHz at 5V re- · HT46R0662/HT46R067
quiring no external components. When the device en- For these devices the LXT oscillator can run together
ters the Idle/Sleep Mode, the system clock will stop with any of the high speed oscillators, namely the
running but the WDT oscillator continues to free-run and HXT, ERC or the HIRC. The CLKMOD bit in the
to keep the watchdog active. However, to preserve CTRL0 register can be used to switch the system
clock from the selected high speed oscillator to the
power in certain applications the LIRC can be disabled
low speed LXT oscillator. When the HALT instruction
via a configuration option.
is executed the LXT oscillator can be chosen to run or
not using the LXTEN bit in the CTRL2 register.
f H X T C L K M O D
H X T
( D e te r m in e N o r m a l/
C o n fig u r a tio n o p tio n S lo w M o d e )
f E R C
E R C
( N o r m a l)
M U X
M U X f S Y S
f H IR C
H IR C
(S L O W )
f L X T
L X T
C o n fig u r a tio n o p tio n
f L IR C
L IR C M U X T o w a tc h d o g tim e r
f S Y S /4
System Clock Configurations
Rev. 1.10 27 June 9, 2009

HT46R064/065/066/0662/067
For all devices, when the system enters the Sleep or Idle Mode, the high frequency system clock will always stop run-
ning. The accompanying tables shows the relationship between the CLKMOD bit, the HALT instruction and the
high/low frequency oscillators. The CLMOD bit can change normal or Slow Mode.
· Operating Mode Control
¨ HT46R064/HT46R065/HT46R066
OSC1/OSC2 Configuration
Operating
HIRC + LXT
Mode HXT ERC HIRC
HIRC LXT
Normal Run Run Run Run Run
Slow ¾ ¾ ¾ Stop Run
Sleep Stop Stop Stop Stop Run
²¾² unimplemented
¨ HT46R0662/HT46R067
XT1/XT2
OSC1/OSC2 Configuration
Configuration
Operating
Mode LXT
HXT ERC HIRC
LXTEN=0 LXTEN=1
Normal Run Run Run Run Run
Slow Stop Stop Stop Run Run
Idle Stop Stop Stop Stop Run
Sleep Stop Stop Stop Stop Stop
Rev. 1.10 28 June 9, 2009

HT46R064/065/066/0662/067
Mode Switching the Watchdog Timer. The LXT, if configured for use, will
The devices are switched between one mode and an- also consume a limited amount of power, as it continues
other using a combination of the CLKMOD bit in the to run when the device enters the Idle/Sleep Mode. To
CTRL0 register and the HALT instruction. The CLKMOD keep the LXT power consumption to a minimum level
bit chooses whether the system runs in either the Nor- the LXTLP bit in the CTRL0 register, which controls the
mal or Slow Mode by selecting the system clock to be low power function, should be set high.
sourced from either a high or low frequency oscillator.
Wake-up
The HALT instruction forces the system into either the
Idle or Sleep Mode, depending upon whether the LXT After the system enters the Idle/Sleep Mode, it can be
oscillator is running or not. The HALT instruction oper- woken up from one of various sources listed as follows:
ates independently of the CLKMOD bit condition. · An external reset
When a HALT instruction is executed and the LXT oscil- · An external falling edge on PA0 to PA7
lator is not running, the system enters the Sleep mode · A system interrupt
the following conditions exist: · A WDT overflow
· The system oscillator will stop running and the appli-
If the system is woken up by an external reset, the de-
cation program will stop at the ²HALT² instruction.
vice will experience a full system reset, however, if the
· The Data Memory contents and registers will maintain
device is woken up by a WDT overflow, a Watchdog
their present condition.
Timer reset will be initiated. Although both of these
· The WDT will be cleared and resume counting if the wake-up methods will initiate a reset operation, the ac-
WDT clock source is selected to come from the WDT tual source of the wake-up can be determined by exam-
or LXT oscillator. The WDT will stop if its clock source
ining the TO and PDF flags. The PDF flag is cleared by a
originates from the system clock.
system power-up or executing the clear Watchdog
· The I/O ports will maintain their present condition.
Timer instructions and is set when executing the ²HALT²
· In the status register, the Power Down flag, PDF, will instruction. The TO flag is set if a WDT time-out occurs,
be set and the Watchdog time-out flag, TO, will be and causes a wake-up that only resets the Program
cleared. Counter and Stack Pointer, the other flags remain in
their original status.
Standby Current Considerations
Pins PA0 to PA7 can be setup via the PAWUK register to
As the main reason for entering the Idle/Sleep Mode is
permit a negative transition on the pin to wake-up the
to keep the current consumption of the MCU to as low a
system. When a PA0 to PA7 pin wake-up occurs, the pro-
value as possible, perhaps only in the order of several
gram will resume execution at the instruction following
micro-amps, there are other considerations which must
the ²HALT² instruction.
also be taken into account by the circuit designer if the
power consumption is to be minimised. If the system is woken up by an interrupt, then two possi-
ble situations may occur. The first is where the related
Special attention must be made to the I/O pins on the
interrupt is disabled or the interrupt is enabled but the
device. All high-impedance input pins must be con-
stack is full, in which case the program will resume exe-
nected to either a fixed high or low level as any floating
input pins could create internal oscillations and result in cution at the instruction following the ²HALT² instruction.
increased current consumption. Care must also be In this situation, the interrupt which woke-up the device
taken with the loads, which are connected to I/O pins, will not be immediately serviced, but will rather be ser-
which are setup as outputs. These should be placed in a viced later when the related interrupt is finally enabled or
condition in which minimum current is drawn or con- when a stack level becomes free. The other situation is
nected only to external circuits that do not draw current, where the related interrupt is enabled and the stack is
such as other CMOS inputs. not full, in which case the regular interrupt response
takes place. If an interrupt request flag is set to ²1² be-
If the configuration options have enabled the Watchdog
fore entering the Idle/Sleep Mode, then any future inter-
Timer internal oscillator LIRC then this will continue to
rupt requests will not generate a wake-up function of the
run when in the Idle/Sleep Mode and will thus consume
related interrupt will be ignored.
some power. For power sensitive applications it may be
therefore preferable to use the system clock source for
Rev. 1.10 29 June 9, 2009

HT46R064/065/066/0662/067
No matter what the source of the wake-up event is, once The Watchdog Timer clock can emanate from three dif-
a wake-up event occurs, there will be a time delay be- ferent sources, selected by configuration option. These
fore normal program execution resumes. Consult the ta- are LXT, fSYS/4, or LIRC. It is important to note that when
ble for the related time. the system enters the Idle/Sleep Mode the instruction
clock is stopped, therefore if the configuration options
Wake-up Oscillator Type
have selected fSYS/4 as the Watchdog Timer clock
Source ERC, IRC Crystal source, the Watchdog Timer will cease to function. For
External RES tRSDT + tSST1 tRSDT + tSST2 systems that operate in noisy environments, using the
LIRC or the LXT as the clock source is therefore the rec-
PA Port ommended choice. The division ratio of the prescaler is
Interrupt tSST1 tSST2 determined by bits 0, 1 and 2 of the WDTS register,
known as WS0, WS1 and WS2. If the Watchdog Timer in-
WDT Overflow
ternal clock source is selected and with the WS0, WS1
Note: 1. tRSTD (reset delay time), tSYS (system clock) and WS2 bits of the WDTS register all set high, the
2. tRSTD is power-on delay, typical time=100ms prescaler division ratio will be 1:128, which will give a
3. tSST1= 2 or 1024 tSYS maximum time-out period.
4. tSST2= 1024 tSYS
Under normal program operation, a Watchdog Timer
Wake-up Delay Time time-out will initialise a device reset and set the status bit
TO. However, if the system is in the Idle/Sleep Mode,
Watchdog Timer when a Watchdog Timer time-out occurs, the device will
be woken up, the TO bit in the status register will be set
The Watchdog Timer, also known as the WDT, is pro-
and only the Program Counter and Stack Pointer will be
vided to inhibit program malfunctions caused by the pro-
reset. Three methods can be adopted to clear the con-
gram jumping to unknown locations due to certain
tents of the Watchdog Timer. The first is an external
uncontrollable external events such as electrical noise.
hardware reset, which means a low level on the external
reset pin, the second is using the Clear Watchdog Timer
Watchdog Timer Operation
software instructions and the third is when a HALT in-
It operates by providing a device reset when the Watch- struction is executed. There are two methods of using
dog Timer counter overflows. Note that if the Watchdog software instructions to clear the Watchdog Timer, one
Timer function is not enabled, then any instructions re- of which must be chosen by configuration option. The
lated to the Watchdog Timer will result in no operation. first option is to use the single ²CLR WDT² instruction
Setting up the various Watchdog Timer options are con- while the second is to use the two commands ²CLR
trolled via the configuration options and two internal reg- WDT1² and ²CLR WDT2². For the first option, a simple
isters WDTS and CTRL1. Enabling the Watchdog Timer execution of ²CLR WDT² will clear the Watchdog Timer
can be controlled by both a configuration option and the while for the second option, both ²CLR WDT1² and
WDTEN bits in the CTRL1 internal register in the Data ²CLR WDT2² must both be executed to successfully
Memory. clear the Watchdog Timer. Note that for this second op-
Configuration CTRL1 WDT tion, if ²CLR WDT1² is used to clear the Watchdog
Option Register Function Timer, successive executions of this instruction will have
Disable Disable OFF no effect, only the execution of a ²CLR WDT2² instruc-
Disable Enable ON tion will clear the Watchdog Timer. Similarly after the
²CLR WDT2² instruction has been executed, only a suc-
Enable x ON
cessive ²CLR WDT1² instruction can clear the Watch-
Watchdog Timer On/Off Control dog Timer.
The Watchdog Timer will be disabled if bits
WDTEN3~WDTEN0 in the CTRL1 register are written
with the binary value 1010B and WDT configuration op-
tion is disable. This will be the condition when the device
is powered up. Although any other data written to
WDTEN3~WDTEN0 will ensure that the Watchdog
Timer is enabled, for maximum protection it is recom-
mended that the value 0101B is written to these bits.
Rev. 1.10 30 June 9, 2009

HT46R064/065/066/0662/067
C L R W D T 1 F la g C le a r W D T T y p e
C L R W D T 2 F la g C o n fig u r a tio n O p tio n
1 o r 2 In s tr u c tio n s
C L R
fS /4
Y S C o n fig . fW D T C K
L X T O p tio n 1 5 s ta g e c o u n te r W D T T im e - o u t
L IR C S e le c t
W D T C lo c k S o u r c e S e le c tio n
W S 2 ~ W S 0
Watchdog Timer
· WDTS Register
Bit 7 6 5 4 3 2 1 0
Name ¾ ¾ ¾ ¾ ¾ WS2 WS1 WS0
R/W ¾ ¾ ¾ ¾ ¾ R/W R/W R/W
POR ¾ ¾ ¾ ¾ ¾ 1 1 1
Bit 7~3 : unimplemented, read as ²0²

Bit 2~0 WS2, WS1, WS0: WDT time-out period selection
000: 28 tWDTCK
001: 29 tWDTCK
010: 210 tWDTCK
011: 211 tWDTCK
100: 212 tWDTCK
101: 213 tWDTCK
110: 214 tWDTCK
111: 215 tWDTCK
Rev. 1.10 31 June 9, 2009

HT46R064/065/066/0662/067
Reset and Initialisation

A reset function is a fundamental part of any proper reset operation. For this reason it is recom-
microcontroller ensuring that the device can be set to mended that an external RC network is connected to
some predetermined condition irrespective of outside the RES pin, whose additional time delay will ensure
parameters. The most important reset condition is after that the RES pin remains low for an extended period
power is first applied to the microcontroller. In this case, to allow the power supply to stabilise. During this time
delay, normal operation of the microcontroller will be
internal circuitry will ensure that the microcontroller, af-
inhibited. After the RES line reaches a certain voltage
ter a short delay, will be in a well defined state and ready value, the reset delay time tRSTD is invoked to provide
to execute the first program instruction. After this an extra delay time after which the microcontroller will
power-on reset, certain important internal registers will begin normal operation. The abbreviation SST in the
be set to defined states before the program com- figures stands for System Start-up Timer.
mences. One of these registers is the Program Counter,
which will be reset to zero forcing the microcontroller to V D D
0 .9 V D D
begin program execution from the lowest Program R E S
Memory address. t RR SS TT DD ++ t SS SS TT
In addition to the power-on reset, situations may arise In te rn a l R e s e t
where it is necessary to forcefully apply a reset condition Note: tRSTD is power-on delay, typical time=100ms
when the microcontroller is running. One example of this
Power-On Reset Timing Chart
is where after power has been applied and the
microcontroller is already running, the RES line is force-
fully pulled low. In such a case, known as a normal oper- For most applications a resistor connected between
VDD and the RES pin and a capacitor connected be-
ation reset, some of the microcontroller registers remain
tween VSS and the RES pin will provide a suitable ex-
unchanged allowing the microcontroller to proceed with
ternal reset circuit. Any wiring connected to the RES
normal operation after the reset line is allowed to return
pin should be kept as short as possible to minimise
high. Another type of reset is when the Watchdog Timer any stray noise interference.
overflows and resets the microcontroller. All types of re- For applications that operate within an environment
set operations result in different register conditions be- where more noise is present the Enhanced Reset Cir-
ing setup. cuit shown is recommended.
Another reset exists in the form of a Low Voltage Reset, V D D
LVR, where a full reset, similar to the RES reset is imple- 0 .0 1 m F * *

V D D
mented in situations where the power supply voltage
falls below a certain threshold. 1 N 4 1 4 8 *
1 0 k W ~
1 0 0 k W
Reset Functions
There are five ways in which a microcontroller reset can R E S /P A 7
3 0 0 W *
occur, through events occurring both internally and ex-
0 .1 ~ 1 m F
ternally:
· Power-on Reset V S S
The most fundamental and unavoidable reset is the
one that occurs after power is first applied to the Note: ²*² It is recommended that this component is
microcontroller. As well as ensuring that the Program added for added ESD protection
Memory begins execution from the first memory ad-
²**² It is recommended that this component is
dress, a power-on reset also ensures that certain
added in environments where power line noise
other registers are preset to known conditions. All the
I/O port and port control registers will power up in a is significant
high condition ensuring that all pins will be first set to External RES Circuit
inputs.
Although the microcontroller has an internal RC reset
More information regarding external reset circuits is
function, if the VDD power supply rise time is not fast
located in Application Note HA0075E on the Holtek
enough or does not stabilise quickly at power-on, the
website.
internal reset function may be incapable of providing
Rev. 1.10 32 June 9, 2009

HT46R064/065/066/0662/067
· RES Pin Reset W D T T im e - o u t

This type of reset occurs when the microcontroller is tS S T
already running and the RES pin is forcefully pulled
low by external hardware such as an external switch. In te rn a l R e s e t
In this case as in the case of other reset, the Program WDT Time-out Reset during Idle/Sleep
Counter will reset to zero and program execution initi- Timing Chart
ated from this point.
0 .9 V D D Note: The tSST can be chosen to be either 1024 or 2
R E S 0 .4 V D D clock cycles via configuration option if the sys-
tR S T D + tS S T tem clock source is provided by ERC or HIRC.
The SST is 1024 for HXT or LXT.
In te rn a l R e s e t
Note: tRSTD is power-on delay, typical time=100ms Reset Initial Conditions

RES Reset Timing Chart The different types of reset described affect the reset
flags in different ways. These flags, known as PDF and
· Low Voltage Reset - LVR
TO are located in the status register and are controlled
The microcontroller contains a low voltage reset cir-
by various microcontroller operations, such as the
cuit in order to monitor the supply voltage of the de-
vice. The LVR function is selected via a configuration Idle/Sleep function or Watchdog Timer. The reset flags
option. If the supply voltage of the device drops to are shown in the table:
within a range of 0.9V~VLVR such as might occur when
TO PDF RESET Conditions
changing the battery, the LVR will automatically reset
the device internally. For a valid LVR signal, a low sup- 0 0 Power-on reset
ply voltage, i.e., a voltage in the range between
RES or LVR reset during Normal or Slow
0.9V~VLVR must exist for a time greater than that spec- u u
Mode operation
ified by tLVR in the A.C. characteristics. If the low sup-
ply voltage state does not exceed this value, the LVR WDT time-out reset during Normal or Slow
1 u
will ignore the low supply voltage and will not perform Mode operation
a reset function. The actual VLVR value can be se-
WDT time-out reset during Idle or Sleep
lected via configuration options. 1 1
Mode operation
L V R
tR S T D + tS S T
Note: ²u² stands for unchanged
In te rn a l R e s e t The following table indicates the way in which the vari-

Note: tRSTD is power-on delay, typical time=100ms ous components of the microcontroller are affected after
a power-on reset occurs.
Low Voltage Reset Timing Chart
Item Condition After RESET
· Watchdog Time-out Reset during Normal Operation
The Watchdog time-out Reset during normal opera- Program Counter Reset to zero
tion is the same as a hardware RES pin reset except Interrupts All interrupts will be disabled
that the Watchdog time-out flag TO will be set to ²1².
Clear after reset, WDT begins
WDT
W D T T im e - o u t counting
tR S T D + tS S T Timer/Event
Timer Counter will be turned off
In te rn a l R e s e t Counter
The Timer Counter Prescaler will
Note: tRSTD is power-on delay, typical time=100ms Prescaler
be cleared
WDT Time-out Reset during Normal Operation
Input/Output Ports I/O ports will be setup as inputs
Timing Chart
Stack Pointer will point to the top
Stack Pointer
· Watchdog Time-out Reset during Idle/Sleep mode of the stack
The Watchdog time-out Reset during Idle/Sleep mode
is a little different from other kinds of reset. Most of the
conditions remain unchanged except that the Pro-
gram Counter and the Stack Pointer will be cleared to
²0² and the TO flag will be set to ²1². Refer to the A.C.
Characteristics for tSST details.
Rev. 1.10 33 June 9, 2009

HT46R064/065/066/0662/067
The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable
continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller
is in after a particular reset occurs. The following table describes how each type of reset affects each of the
microcontroller internal registers.
HT46R065
HT46R067
HT46R064
HT46R066
HT46R0662
Power-on RES or LVR WDT Time-out WDT Time-out
Register
Reset Reset (Normal Operation) (Idle/Sleep)
PCL · · · · · 0000 0000 0000 0000 0000 0000 0000 0000
MP0 · 1xxx xxxx 1uuu uuuu 1uuu uuuu 1uuu uuuu
MP1 · 1xxx xxxx 1uuu uuuu 1uuu uuuu 1uuu uuuu
MP0 · · · · xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu
MP1 · · · · xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu
BP · · ---- ---0 ---- ---0 ---- ---0 ---- ---u

ACC · · · · · xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu
TBLP · · · · · xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu
· --xx xxxx --uu uuuu --uu uuuu --uu uuuu

TBLH · · · -xxx xxxx -uuu uuuu -uuu uuuu -uuu uuuu
· xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu
WDTS · · · · · ---- -111 ---- -111 ---- -111 ---- -uuu

STATUS · · · · · --00 xxxx --uu uuuu --1u uuuu --11 uuuu
INTC0 · · · · · -000 0000 -000 0000 -000 0000 -uuu uuuu
· ---0 ---0 ---0 ---0 ---0 ---0 ---u ---u

INTC1 · · · --00 --00 --00 --00 --00 --00 --uu --uu
· -000 -000 -000 -000 -000 -000 -uuu -uuu

TMR0 · · · · · xxxx xxxx xxxx xxxx xxxx xxxx uuuu uuuu
TMR0C · · · · · 0000 1000 0000 1000 0000 1000 uuuu uuuu
TMR1 · · · · xxxx xxxx xxxx xxxx xxxx xxxx uuuu uuuu
TMR1C · · · · 0000 1--- 0000 1--- 0000 1--- uuuu u---

TMR2 · xxxx xxxx xxxx xxxx xxxx xxxx uu-u uuuu
TMR2C · 00-0 1000 00-0 1000 00-0 1000 uuuu uuuu
PA · · · · · 1111 1111 1111 1111 1111 1111 uuuu uuuu
PAC · · · · · 1111 1111 1111 1111 1111 1111 uuuu uuuu
PAWK · · · · · 0000 0000 0000 0000 0000 0000 uuuu uuuu
PAPU · · · · · -000 0000 -000 0000 -000 0000 -uuu uuuu

PB · · · --11 1111 --11 1111 --11 1111 --uu uuuu
PBC · · · --11 1111 --11 1111 --11 1111 --uu uuuu
PBPU · · · --00 0000 -000 0000 -000 0000 --uu uuuu
PB · · 1111 1111 1111 1111 1111 1111 uuuu uuuu
PBC · · 1111 1111 1111 1111 1111 1111 uuuu uuuu
PBPU · · 0000 0000 0000 0000 0000 0000 uuuu uuuu
Rev. 1.10 34 June 9, 2009

HT46R064/065/066/0662/067
HT46R066
HT46R0662
HT46R067
HT46R064
HT46R065
Power-on RES or LVR WDT Time-out WDT Time-out
Register
Reset Reset (Normal Operation) (Idle/Sleep)
PC · ---- 1111 ---- 1111 ---- 1111 ---- uuuu

PCC · ---- 1111 ---- 1111 ---- 1111 ---- uuuu
PCPU · ---- 0000 ---- 0000 ---- 0000 ---- uuuu
PC · · · · 1111 1111 1111 1111 1111 1111 uuuu uuuu
PCC · · · · 1111 1111 1111 1111 1111 1111 uuuu uuuu
PCPU · · · · 0000 0000 0000 0000 0000 0000 uuuu uuuu
PD · ---- 1111 ---- 1111 ---- 1111 ---- uuuu

PDC · ---- 1111 ---- 1111 ---- 1111 ---- uuuu
PDPU · ---- 0000 ---- 0000 ---- 0000 ---- uuuu
PD · · 1111 1111 1111 1111 1111 1111 uuuu uuuu
PDC · · 1111 1111 1111 1111 1111 1111 uuuu uuuu
PDPU · · 0000 0000 0000 0000 0000 0000 uuuu uuuu
PE · · 1111 1111 1111 1111 1111 1111 uuuu uuuu
PEC · · 1111 1111 1111 1111 1111 1111 uuuu uuuu
PEPU · · 0000 0000 0000 0000 0000 0000 uuuu uuuu
PF · · ---- --11 ---- --11 ---- --11 ---- --uu

PFC · · ---- --11 ---- --11 ---- --11 ---- --uu
PFPU · · ---- --00 ---- --00 ---- --00 ---- --uu
· --0- 0000 --0- 0000 --0- 0000 --u- uuuu

CTRL0 · -00- 0000 -00- 0000 -00- 0000 -uu- uuuu
· · · 0000 0000 0000 0000 0000 0000 uuuu uuuu
CTRL1 · · · · · 1000 1010 1000 1010 1000 1010 uuuu uuuu
· ---- ---1 ---- ---1 ---- ---1 ---- ---u

CTRL2
· ---0 ---1 ---0 ---1 ---0 ---1 ---u ---u
SCOMC · · · · 0000 0000 0000 0000 0000 0000 uuuu uuuu
PWM0 · · · · · xxxx xxxx xxxx xxxx xxxx xxxx uuuu uuuu
PWM1 · · · xxxx xxxx xxxx xxxx xxxx xxxx uuuu uuuu
PWM2 · xxxx xxxx xxxx xxxx xxxx xxxx uuuu uuuu
ADRL · · · · · xxxx ---- xxxx ---- xxxx ---- uuuu ----

ADRH · · · · · xxxx xxxx xxxx xxxx xxxx xxxx uuuu uuuu
ADCR · · · · · 0100 0000 0100 0000 0100 0000 uuuu uuuu
ACSR · · · · · 10-- -000 10-- -000 10-- -000 uu-- -uuu
Note: ²-² not implemented

²u² means ²unchanged²
²x² means ²unknown²
Rev. 1.10 35 June 9, 2009

HT46R064/065/066/0662/067
Port A Wake-up
Input/Output Ports
If the HALT instruction is executed, the device will enter
Holtek microcontrollers offer considerable flexibility on
the Idle/Sleep Mode, where the system clock will stop
their I/O ports. Most pins can have either an input or out-
resulting in power being conserved, a feature that is im-
put designation under user program control. Addi-
portant for battery and other low-power applications.
tionally, as there are pull-high resistors and wake-up
Various methods exist to wake-up the microcontroller,
software configurations, the user is provided with an I/O
one of which is to change the logic condition on one of
structure to meet the needs of a wide range of applica-
the PA0~PA7 pins from high to low. After a HALT instruc-
tion possibilities.
tion forces the microcontroller into entering the
For input operation, these ports are non-latching, which Idle/Sleep Mode, the processor will remain idle or in a
means the inputs must be ready at the T2 rising edge of low-power state until the logic condition of the selected
instruction ²MOV A,[m]², where m denotes the port ad- wake-up pin on Port A changes from high to low. This
dress. For output operation, all the data is latched and function is especially suitable for applications that can
remains unchanged until the output latch is rewritten. be woken up via external switches. Note that pins PA0 to
Pull-high Resistors PA7 can be selected individually to have this wake-up
feature using an internal register known as PAWK, lo-
Many product applications require pull-high resistors for
cated in the Data Memory.
their switch inputs usually requiring the use of an external
resistor. To eliminate the need for these external resis-
tors, when configured as an input have the capability of
being connected to an internal pull-high resistor. These
pull-high resistors are selectable via a register known as
PAPU, PBPU, PCPU, PDPU, PEPU and PFPU located in
the Data Memory. The pull-high resistors are imple-
mented using weak PMOS transistors. Note that pin PA7
does not have a pull-high resistor selection.
· PAWK, PAC, PAPU, PBC, PBPU, PCC, PCPU, PDC, PDPU, PEC, PEPU, PFC, PFPU Register
¨ HT46R064
Register Bit
POR
Name 7 6 5 4 3 2 1 0
PAWK 00H PAWK7 PAWK6 PAWK5 PAWK4 PAWK3 PAWK2 PAWK1 PAWK0
PAC FFH PAC7 PAC6 PAC5 PAC4 PAC3 PAC2 PAC1 PAC0
PAPU 00H ¾ PAPU6 PAPU5 PAPU4 PAPU3 PAPU2 PAPU1 PAPU0
PBC 3FH ¾ ¾ PBC5 PBC4 PBC3 PBC2 PBC1 PBC0
PBPU 00H ¾ ¾ PBPU5 PBPU4 PBPU3 PBPU2 PBPU1 PBPU0
PCC FFH ¾ ¾ ¾ ¾ PCC3 PCC2 PCC1 PCC0
PCPU 00H ¾ ¾ ¾ ¾ PCPU3 PCPU2 PCPU1 PCPU0
²¾² Unimplemented, read as ²0²

PAWKn: PA wake-up function enable
0: disable
1: enable
PACn/PBCn/PCCn: I/O type selection
0: output
1: input
PAPUn/PBPUn/PCPUn: Pull-high function enable
0: disable
1: enable
Rev. 1.10 36 June 9, 2009

HT46R064/065/066/0662/067
¨ HT46R065
Register Bit
POR
Name 7 6 5 4 3 2 1 0
PCC FFH PCC7 PCC6 PCC5 PCC4 PCC3 PCC2 PCC1 PCC0
PCPU 00H PCPU7 PCPU6 PCPU5 PCPU4 PCPU3 PCPU2 PCPU1 PCPU0

0: disable
1: enable
PACn/PBCn/PCCn: I/O type selection
0: output
1: input
PAPUn/PBPUn/PCPUn: Pull-high function enable
0: disable
1: enable
¨ HT46R066
Register Bit
POR
Name 7 6 5 4 3 2 1 0
PDC 0FH ¾ ¾ ¾ ¾ PDC3 PDC2 PDC1 PDC0
PDPU 00H ¾ ¾ ¾ ¾ PDPU3 PDPU2 PDPU1 PDPU0

0: disable
1: enable
PACn/PBCn/PCCn/PDCn: I/O type selection
0: output
1: input
PAPUn/PBPUn/PCPUn/PDPUn: Pull-high function enable
0: disable
1: enable
Rev. 1.10 37 June 9, 2009

HT46R064/065/066/0662/067
¨ HT46R0662/HT46R067
Register Bit
POR
Name 7 6 5 4 3 2 1 0
PBC FFH PBC7 PBC6 PBC5 PBC4 PBC3 PBC2 PBC1 PBC0
PBPU 00H PBPU7 PBPU6 PBPU5 PBPU4 PBPU3 PBPU2 PBPU1 PBPU0
PDC FFH PDC7 PDC6 PDC5 PDC4 PDC3 PDC2 PDC1 PDC0
PDPU 00H PDPU7 PDPU6 PDPU5 PDPU4 PDPU3 PDPU2 PDPU1 PDPU0
PEC FFH PEC7 PEC6 PEC5 PEC4 PEC3 PEC2 PEC1 PEC0
PEPU 00H PEPU7 PEPU6 PEPU5 PEPU4 PEPU3 PEPU2 PEPU1 PEPU0
PFC 03H ¾ ¾ ¾ ¾ ¾ ¾ PFC1 PFC0
PFPU 00H ¾ ¾ ¾ ¾ ¾ ¾ PFPU1 PFPU0

0: disable
1: enable
PACn/PBCn/PCCn/PDCn/PECn/PFCn: I/O type selection
0: output
1: input
PAPUn/PBPUn/PCPUn/PDPUn/PEPUn/PFPUn: Pull-high function enable
0: disable
1: enable
I/O Port Control Registers multi-function I/O pins is set by configuration options
Each Port has its own control register, known as PAC, while for others the function is set by application pro-
PBC, PCC, PDC, PEC, PFC which controls the in- gram control.
put/output configuration. With this control register, each · External Interrupt Input
I/O pin with or without pull-high resistors can be recon- The external interrupt pin, INT, is pin-shared with an
figured dynamically under software control. For the I/O I/O pin. To use the pin as an external interrupt input
pin to function as an input, the corresponding bit of the the correct bits in the INTC0 register must be pro-
control register must be written as a ²1². This will then grammed. The pin must also be setup as an input by
allow the logic state of the input pin to be directly read by setting the PAC3 bit in the Port Control Register. A
pull-high resistor can also be selected via the appro-
instructions. When the corresponding bit of the control
priate port pull-high resistor register. Note that even if
register is written as a ²0², the I/O pin will be setup as a the pin is setup as an external interrupt input the I/O
CMOS output. If the pin is currently setup as an output, function still remains.
instructions can still be used to read the output register. · External Timer/Event Counter Input
However, it should be noted that the program will in fact The Timer/Event Counter pins, TC0, TC1 and TC2 are
only read the status of the output data latch and not the pin-shared with I/O pins. For these shared pins to be
actual logic status of the output pin. used as Timer/Event Counter inputs, the Timer/Event
Counter must be configured to be in the Event Coun-
Pin-shared Functions ter or Pulse Width Capture Mode. This is achieved by
The flexibility of the microcontroller range is greatly en- setting the appropriate bits in the Timer/Event Counter
Control Register. The pins must also be setup as in-
hanced by the use of pins that have more than one func-
puts by setting the appropriate bit in the Port Control
tion. Limited numbers of pins can force serious design
Register. Pull-high resistor options can also be se-
constraints on designers but by supplying pins with lected using the port pull-high resistor registers. Note
multi-functions, many of these difficulties can be over- that even if the pin is setup as an external timer input
come. For some pins, the chosen function of the the I/O function still remains.
Rev. 1.10 38 June 9, 2009

HT46R064/065/066/0662/067
· PFD Output Pin Remapping Configuration -

The PFD function output is pin-shared with an I/O pin. HT46R066/HT46R0662/HT46R067
The output function of this pin is chosen using the
The pin remapping function enables the function pins
CTRL0 register. Note that the corresponding bit of
the port control register, must setup the pin as an INT, TC0 and PFD to be located on different port pins. It
output to enable the PFD output. If the port control is important not to confuse the Pin Remapping function
register has setup the pin as an input, then the pin will with the Pin-shared function, these two functions have
function as a normal logic input with the usual no interdependence.
pull-high selection, even if the PFD function has been
The PCFG bit in the CTRL0 register allows the three
selected.
function pins INT, TC0 and PFD to be remapped to dif-
· PWM Outputs ferent port pins. After power up, this bit will be reset to
The PWM function whose outputs are pin-shared with zero, which will define the default port pins to which
I/O pins. The PWM output functions are chosen using these three functions will be mapped. Changing this bit
the CTRL0 and CTRL2 registers. Note that the corre- will move the functions to other port pins.
sponding bit of the port control registers, for the output
pin, must setup the pin as an output to enable the Examination of the pin names on the package diagrams
PWM output. If the pins are setup as inputs, then the will reveal that some pin function names are repeated,
pin will function as a normal logic input with the usual this indicates a function pin that can be remapped to
pull-high selections, even if the PWM registers have other port pins. If the pin name is bracketed then this in-
enabled the PWM function. dicates its alternative location. Pin names without brack-
· SCOM Driver Pins ets indicates its default location which is the condition
Pins PB0~PB3 on Port B can be used as LCD COM after Power-on.
driver pins. This function is controlled using the
SCOMC register which will generate the necessary PCFG Bit Status
1/2 bias signals on these four pins. PCFG Bit 0 1
· A/D Inputs INT/PA3 [INT]/PB5
Each device in this series has either four or eight in- Pin Mapping TC0/PA2 [TC0]/PB4
puts to the A/D converter. All of these analog inputs PFD/PA1 [PFD]/PB3
are pin-shared with I/O pins. If these pins are to be
used as A/D inputs and not as I/O pins then the corre- Pin Remapping
sponding PCRn bits in the A/D converter control regis-
ter, ADCR, must be properly setup. There are no I/O Pin Structures
configuration options associated with the A/D con- The diagrams illustrate the I/O pin internal structures. As
verter. If chosen as I/O pins, then full pull-high resistor the exact logical construction of the I/O pin may differ
configuration options remain, however if used as A/D from these drawings, they are supplied as a guide only
inputs then any pull-high resistor configuration options
to assist with the functional understanding of the I/O
associated with these pins will be automatically dis-
pins.
connected.
V D D
P u ll- H ig h
C o n tr o l B it S e le c t W e a k
D a ta B u s D Q P u ll- u p
W r ite C o n tr o l R e g is te r C K Q
C h ip R e s e t S
I/O p in
R e a d C o n tr o l R e g is te r
D a ta B it
D Q
W r ite D a ta R e g is te r C K Q
S
M
U
R e a d D a ta R e g is te r X
P A o n ly
S y s te m W a k e -u p
W a k e - u p S e le c t
Generic Input/Output Ports
Rev. 1.10 39 June 9, 2009

HT46R064/065/066/0662/067
C o n tr o l B it
D a ta B u s D Q
S
C h ip R e s e t
P A 7 /R E S
R e a d C o n tr o l R e g is te r
D a ta B it
D Q
S
M
U
X
R e a d D a ta R e g is te r
S y s te m W a k e -u p (P A 7 )
P A W K 7
R E S fo r P A 7 o n ly
PA7 NMOS Input/Output Port
V D D
P u ll- H ig h
S e le c t
C o n tr o l B it W e a k
D a ta B u s D Q P u ll- u p
S
C h ip R e s e t
P B 0 /S C O M 0 ~
R e a d C o n tr o l R e g is te r P B 3 /S C O M 3
D a ta B it P B 4 ,P B 5
D Q
S
M
U
X
R e a d D a ta R e g is te r
V D D /2
C O M n E N
S C O M E N
PB Input/Output Port
Rev. 1.10 40 June 9, 2009

HT46R064/065/066/0662/067
Programming Considerations Configuring the Timer/Event Counter Input Clock

Source
Within the user program, one of the first things to con-
sider is port initialisation. After a reset, the I/O data reg- The Timer/Event Counter clock source can originate
ister and I/O port control register will be set high. This from various sources, an internal clock or an external
means that all I/O pins will default to an input state, the pin. The internal clock source source is used when the
level of which depends on the other connected circuitry timer is in the timer mode or in the pulse width capture
and whether pull-high options have been selected. If the mode. For some Timer/Event Counters, this internal
port control registers, are then programmed to setup clock source is first divided by a prescaler, the division
some pins as outputs, these output pins will have an ini- ratio of which is conditioned by the Timer Control Regis-
tial high output value unless the associated port data ter bits T0PSC0~T0PSC2 or T2PSC0~ T2PSC2. For
register is first programmed. Selecting which pins are in- Timer/Event Counter 0, the internal clock source can be
puts and which are outputs can be achieved byte-wide either fSYS or the LXT Oscillator, the choice of which is
by loading the correct value into the port control register determined by the T0S bit in the TMR0C register.
or by programming individual bits in the port control reg- An external clock source is used when the timer is in the
ister using the ²SET [m].i² and ²CLR [m].i² instructions. event counting mode, the clock source being provided
Note that when using these bit control instructions, a on an external timer pin TCn. Depending upon the con-
read-modify-write operation takes place. The dition of the TnEG bit, each high to low, or low to high
microcontroller must first read in the data on the entire transition on the external timer pin will increment the
port, modify it to the required new bit values and then re- counter by one.
write this data back to the output ports.
T 1 T 2 T 3 T 4 T 1 T 2 T 3 T 4 Timer Registers - TMR0, TMR1, TMR2
S y s te m C lo c k
The timer registers are special function registers located
P o rt D a ta in the Special Purpose Data Memory and is the place
where the actual timer value is stored. These registers
R e a d fro m P o rt W r ite to P o r t are known as TMR0, TMR1 and TMR2. The value in the
Read Modify Write Timing timer registers increases by one each time an internal
clock pulse is received or an external transition occurs
Pins PA0 to PA7 each have a wake-up functions, se- on the external timer pin. The timer will count from the
lected via the PAWK register. When the device is in the initial value loaded by the preload register to the full
Idle/Sleep Mode, various methods are available to wake count of FFH at which point the timer overflows and an
the device up. One of these is a high to low transition of internal interrupt signal is generated. The timer value
any of the these pins. Single or multiple pins on Port A will then be reset with the initial preload register value
can be setup to have this function. and continue counting.
Note that to achieve a maximum full range count of FFH,
Timer/Event Counters the preload register must first be cleared to all zeros. It
The provision of timers form an important part of any should be noted that after power-on, the preload regis-
microcontroller, giving the designer a means of carrying ters will be in an unknown condition. Note that if the
out time related functions. The devices contain from one Timer/Event Counter is in an OFF condition and data is
to three count-up timer of 8-bit capacity. As the timers written to its preload register, this data will be immedi-
have three different operating modes, they can be con- ately written into the actual counter. However, if the
figured to operate as a general timer, an external event counter is enabled and counting, any new data written
counter or as a pulse width capture device. The provi- into the preload data register during this period will re-
sion of an internal prescaler to the clock circuitry on main in the preload register and will only be written into
gives added range to the timers. the actual counter the next time an overflow occurs.
There are two types of registers related to the Timer Control Registers - TMR0C, TMR1C, TMR2C
Timer/Event Counters. The first is the register that con-
The flexible features of the Holtek microcontroller
tains the actual value of the timer and into which an ini-
Timer/Event Counters enable them to operate in three
tial value can be preloaded. Reading from this register
different modes, the options of which are determined by
retrieves the contents of the Timer/Event Counter. The
the contents of their respective control register.
second type of associated register is the Timer Control
Register which defines the timer options and deter- The Timer Control Register is known as TMRnC. It is the
mines how the timer is to be used. The device can have Timer Control Register together with its corresponding
the timer clock configured to come from the internal timer register that control the full operation of the
clock source. In addition, the timer clock source can also Timer/Event Counter. Before the timer can be used, it is
be configured to come from an external timer pin. essential that the Timer Control Register is fully pro-
Rev. 1.10 41 June 9, 2009

HT46R064/065/066/0662/067
P W M C o n tro l P W M 0 , P W M 1 , P W M 2
P W M C 0
P W M C 1
P W M C 2 T im e - B a s e C o n tr o l T im e - B a s e e v e n t in te r r u p t P e r io d
T 0 S 1
(2 10 ~ 2 13 ) *
fT P
fS Y S 0
M U X fT P
7 S ta g e C o u n te r
fL X T 1
7
T o T im e r 0 in te r n a l c lo c k
T 0 P S C [2 :0 ] 8 -1 M U X (fT 0 C K = fT P ~ fT P /1 2 8 )
7
T 2 P S C [2 :0 ] 8 -1 M U X T o T im e r 2 in te r n a l c lo c k
(fT 2 C K = fT P ~ fT P /1 2 8 )
Clock Structure for Timer/PWM/Time Base
D a ta B u s
T 0 M 1 , T 0 M 0
P r e lo a d R e g is te r
T im e r 0 In te r n a l C lo c k
(fT 0 C K ) M o d e C o n tro l T 0 O V
U p C o u n te r O v e r flo w
T C 0 to In te rru p t
T 0 O N
T 0 E G ¸ 2 P F D 0
8-bit Timer/Event Counter 0 Structure
D a ta B u s
T 1 M 1 , T 1 M 0
M P r e lo a d R e g is te r
fS Y S /4
U
L X T O s c illa to r X M o d e C o n tro l T 1 O V
T 1 S
U p C o u n te r O v e r flo w
T C 1 to In te rru p t
T 1 O N
T 1 E G ¸ 2 P F D 1
D a ta B u s
T 2 M 1 , T 2 M 0
P r e lo a d R e g is te r
T im e r 2 In te r n a l C lo c k
(fT 2 C K ) M o d e C o n tro l
T 2 O V
T C 2 U p C o u n te r O v e r flo w
to In te rru p t
T 2 E G T 2 O N
P F D C S
P F D 0 0
M U X P F D o u tp u t
P F D 1 1
Note: If PWM0/PWM1/PWM2 is enabled, then fTP comes from fSYS (ignore T0S)
Rev. 1.10 42 June 9, 2009

HT46R064/065/066/0662/067
· TMR0C Register
Bit 7 6 5 4 3 2 1 0
Name T0M1 T0M0 T0S T0ON T0EG T0PSC2 T0PSC1 T0PSC0
POR 0 0 0 0 1 0 0 0
Bit 7,6 T0M1, T0M0: Timer0 operation mode selection

00: no mode available
01: event counter mode
10: timer mode
11: pulse width capture mode
Bit 5 T0S: timer clock source
0: fSYS
1: LXT oscillator
T0S selects the clock source for fTP which is provided for Timer 0, Timer 2, the Time-Base and
the PWM. If the PWM is enabled, then fSYS will be selected, overriding the T0S selection.
Bit 4 T0ON: Timer/event counter counting enable
0: disable
1: enable
Bit 3 T0EG:
Event counter active edge selection
0: count on raising edge
1: count on falling edge
Pulse Width Capture active edge selection
0: start counting on falling edge, stop on rasing edge
1: start counting on raising edge, stop on falling edge
Bit 2~0 T0PSC2, T0PSC1, T0PSC0: Timer prescaler rate selection
Timer internal clock=
000: fTP
001: fTP/2
010: fTP/4
011: fTP/8
100: fTP/16
101: fTP/32
110: fTP/64
111: fTP/128
Rev. 1.10 43 June 9, 2009

HT46R064/065/066/0662/067
· TMR1C Register
Bit 7 6 5 4 3 2 1 0
Name T1M1 T1M0 T1S T1ON T1EG ¾ ¾ ¾
R/W R/W R/W R/W R/W R/W ¾ ¾ ¾
POR 0 0 0 0 1 ¾ ¾ ¾
Bit 7,6 T1M1, T1M0: Timer 1 Operation mode selection

10: timer mode
Bit 5 T1S: timer clock source
0: fSYS/4
1: LXT oscillator
0: disable
1: enable
Bit 3 T1EG:
Bit 2~0 unimplemented, read as ²0²
· TMR2C Register
Bit 7 6 5 4 3 2 1 0
Name T2M1 T2M0 ¾ T2ON T2EG T2PSC2 T2PSC1 T2PSC0
R/W R/W R/W ¾ R/W R/W R/W R/W R/W
POR 0 0 ¾ 0 1 0 0 0
Bit 7, 6 T2M1, T2M0: Timer 2 Operation mode selection

10: timer mode
Bit 5 unimplemented, read as ²0²
0: disable
1: enable
Bit 3 T2EG:
Bit 2~0 T2PSC2, T2PSC1, T2PSC0: Timer prescaler rate selection
Timer internal clock=
000: fTP
001: fTP/2
010: fTP/4
011: fTP/8
100: fTP/16
101: fTP/32
110: fTP/64
111: fTP/128
Rev. 1.10 44 June 9, 2009

HT46R064/065/066/0662/067
grammed with the right data to ensure its correct opera- counting. A timer overflow condition and corresponding
tion, a process that is normally carried out during internal interrupt is one of the wake-up sources, how-
program initialisation. ever, the internal interrupts can be disabled by ensuring
that the ETnI bits of the INTCn register are reset to zero.
To choose which of the three modes the timer is to oper-
ate in, either in the timer mode, the event counting mode
Event Counter Mode
or the pulse width capture mode, bits 7 and 6 of the
Timer Control Register, which are known as the bit pair In this mode, a number of externally changing logic
TnM1/TnM0, must be set to the required logic levels. events, occurring on the external timer TCn pin, can be
The timer-on bit, which is bit 4 of the Timer Control Reg- recorded by the Timer/Event Counter. To operate in this
ister and known as TnON, provides the basic on/off con- mode, the Operating Mode Select bit pair, TnM1/TnM0,
trol of the respective timer. Setting the bit high allows the in the Timer Control Register must be set to the correct
counter to run, clearing the bit stops the counter. Bits value as shown.
0~2 of the Timer Control Register determine the division
Control Register Operating Mode Bit7 Bit6
ratio of the input clock prescaler. The prescaler bit set-
tings have no effect if an external clock source is used. If Select Bits for the Event Counter Mode 0 1
the timer is in the event count or pulse width capture
In this mode, the external timer TCn pin, is used as the
mode, the active transition edge level type is selected by
Timer/Event Counter clock source, however it is not di-
the logic level of bit 3 of the Timer Control Register
vided by the internal prescaler. After the other bits in the
which is known as TnEG. The TnS bit selects the inter-
Timer Control Register have been setup, the enable bit
nal clock source if used.
TnON, which is bit 4 of the Timer Control Register, can
Timer Mode be set high to enable the Timer/Event Counter to run. If
the Active Edge Select bit, TnEG, which is bit 3 of the
In this mode, the Timer/Event Counter can be utilised to Timer Control Register, is low, the Timer/Event Counter
measure fixed time intervals, providing an internal inter- will increment each time the external timer pin receives
rupt signal each time the Timer/Event Counter over- a low to high transition. If the TnEG is high, the counter
flows. To operate in this mode, the Operating Mode will increment each time the external timer pin receives
Select bit pair, TnM1/TnM0, in the Timer Control Regis- a high to low transition. When it is full and overflows, an
ter must be set to the correct value as shown. interrupt signal is generated and the Timer/Event Coun-
ter will reload the value already loaded into the preload
Control Register Operating Mode Bit7 Bit6
register and continue counting. The interrupt can be dis-
Select Bits for the Timer Mode 1 0 abled by ensuring that the Timer/Event Counter Inter-
rupt Enable bit in the corresponding Interrupt Control
In this mode the internal clock is used as the timer clock.
Register, is reset to zero.
The timer input clock source is either fSYS , fSYS/4 or the
LXT oscillator. However, this timer clock source is fur- As the external timer pin is shared with an I/O pin, to en-
ther divided by a prescaler, the value of which is deter- sure that the pin is configured to operate as an event
mined by the bits TnPSC2~TnPSC0 in the Timer counter input pin, two things have to happen. The first is
Control Register. The timer-on bit, TnON must be set to ensure that the Operating Mode Select bits in the
high to enable the timer to run. Each time an internal Timer Control Register place the Timer/Event Counter in
clock high to low transition occurs, the timer increments the Event Counting Mode, the second is to ensure that
by one; when the timer is full and overflows, an interrupt the port control register configures the pin as an input. It
signal is generated and the timer will reload the value al- should be noted that in the event counting mode, even if
ready loaded into the preload register and continue the microcontroller is in the Idle/Sleep Mode, the
P r e s c a le r O u tp u t
In c re m e n t
T im e r + 1 T im e r + 2 T im e r + N T im e r + N + 1
T im e r C o n tr o lle r
Timer Mode Timing Chart
E x te rn a l E v e n t
In c re m e n t
T im e r C o u n te r T im e r + 1 T im e r + 2 T im e r + 3
Event Counter Mode Timing Chart (TnEG=1)
Rev. 1.10 45 June 9, 2009

HT46R064/065/066/0662/067
Timer/Event Counter will continue to record externally The residual value in the Timer/Event Counter, which
changing logic events on the timer input TCn pin. As a can now be read by the program, therefore represents
result when the timer overflows it will generate a timer the length of the pulse received on the TCn pin. As the
interrupt and corresponding wake-up source. enable bit has now been reset, any further transitions on
the external timer pin will be ignored. The timer cannot
Pulse Width Capture Mode begin further pulse width capture until the enable bit is
In this mode, the Timer/Event Counter can be utilised to set high again by the program. In this way, single shot
measure the width of external pulses applied to the ex- pulse measurements can be easily made.
ternal timer pin. To operate in this mode, the Operating It should be noted that in this mode the Timer/Event
Mode Select bit pair, TnM1/TnM0, in the Timer Control Counter is controlled by logical transitions on the external
Register must be set to the correct value as shown. timer pin and not by the logic level. When the Timer/Event
Counter is full and overflows, an interrupt signal is gener-
Control Register Operating Mode Bit7 Bit6 ated and the Timer/Event Counter will reload the value al-
Select Bits for the Pulse Width
1 1 ready loaded into the preload register and continue
Capture Mode
counting. The interrupt can be disabled by ensuring that
In this mode the internal clock, fSYS , fSYS/4 or the LXT, is the Timer/Event Counter Interrupt Enable bit in the corre-
used as the internal clock for the 8-bit Timer/Event sponding Interrupt Control Register, is reset to zero.
Counter. However, the clock source, fSYS, for the 8-bit As the TCn pin is shared with an I/O pin, to ensure that
timer is further divided by a prescaler, the value of which the pin is configured to operate as a pulse width capture
is determined by the Prescaler Rate Select bits pin, two things have to happen. The first is to ensure that
TnPSC2~TnPSC0, which are bits 2~0 in the Timer Con- the Operating Mode Select bits in the Timer Control
trol Register. After the other bits in the Timer Control Register place the Timer/Event Counter in the pulse
Register have been setup, the enable bit TnON, which is width capture Mode, the second is to ensure that the
bit 4 of the Timer Control Register, can be set high to en- port control register configures the pin as an input.
able the Timer/Event Counter, however it will not actu-
ally start counting until an active edge is received on the Prescaler
external timer pin.
Bits TnPSC0~TnPSC2 of the TMRnC register can be
If the Active Edge Select bit TnEG, which is bit 3 of the used to define a division ratio for the internal clock
Timer Control Register, is low, once a high to low transi- source of the Timer/Event Counter enabling longer time
tion has been received on the external timer pin, the out periods to be setup.
Timer/Event Counter will start counting until the external
timer pin returns to its original high level. At this point the PFD Function
enable bit will be automatically reset to zero and the The Programmable Frequency Divider provides a
Timer/Event Counter will stop counting. If the Active means of producing a variable frequency output suitable
Edge Select bit is high, the Timer/Event Counter will be- for applications, such as piezo-buzzer driving or other
gin counting once a low to high transition has been re- interfaces requiring a precise frequency generator.
ceived on the external timer pin and stop counting when
The Timer/Event Counter overflow signal is the clock
the external timer pin returns to its original low level. As
source for the PFD function, which is controlled by
before, the enable bit will be automatically reset to zero
PFDCS bit in CTRL0. For applicable devices the clock
and the Timer/Event Counter will stop counting. It is im-
source can come from either Timer/Event Counter 0 or
portant to note that in the pulse width capture Mode, the
Timer/Event Counter 1. The output frequency is con-
enable bit is automatically reset to zero when the exter-
trolled by loading the required values into the timer
nal control signal on the external timer pin returns to its
prescaler and timer registers to give the required division
original level, whereas in the other two modes the en-
ratio. The counter will begin to count-up from this preload
able bit can only be reset to zero under program control.
register value until full, at which point an overflow signal is
E x te rn a l T C n
P in In p u t
T n O N - w ith T n E = 0
P r e s c a le r O u tp u t
In c re m e n t
T im e r + 1 + 2 + 3 + 4
T im e r C o u n te r
P r e s c a le r O u tp u t is s a m p le d a t e v e r y fa llin g e d g e o f T 1 .
Pulse Width Capture Mode Timing Chart (TnE=0)
Rev. 1.10 46 June 9, 2009

HT46R064/065/066/0662/067
T im e r O v e r flo w
P F D C lo c k
P A 1 D a ta
P F D O u tp u t a t P A 1
PFD Function
generated, causing both the PFD outputs to change is an external event and not synchronised with the inter-
state. The counter will then be automatically reloaded nal system or timer clock.
with the preload register value and continue counting-up. When the Timer/Event Counter is read, or if data is writ-
If the CTRL0 register has selected the PFD function, ten to the preload register, the clock is inhibited to avoid
then for PFD output to operate, it is essential for the Port errors, however as this may result in a counting error, this
A control register PAC, to setup the PFD pins as outputs. should be taken into account by the programmer. Care
PA1 must be set high to activate the PFD. The output must be taken to ensure that the timers are properly in-
data bits can be used as the on/off control bit for the PFD itialised before using them for the first time. The associ-
outputs. Note that the PFD outputs will all be low if the ated timer enable bits in the interrupt control register must
output data bit is cleared to zero. be properly set otherwise the internal interrupt associated
with the timer will remain inactive. The edge select, timer
Using this method of frequency generation, and if a
mode and clock source control bits in timer control regis-
crystal oscillator is used for the system clock, very pre-
ter must also be correctly set to ensure the timer is prop-
cise values of frequency can be generated.
erly configured for the required application. It is also
I/O Interfacing important to ensure that an initial value is first loaded into
the timer registers before the timer is switched on; this is
The Timer/Event Counter, when configured to run in the
because after power-on the initial values of the timer reg-
event counter or pulse width capture mode, requires the
isters are unknown. After the timer has been initialised
use of an external timer pin for its operation. As this pin is
the timer can be turned on and off by controlling the en-
a shared pin it must be configured correctly to ensure that
able bit in the timer control register.
it is setup for use as a Timer/Event Counter input pin. This
is achieved by ensuring that the mode select bits in the When the Timer/Event Counter overflows, its corre-
Timer/Event Counter control register, select either the sponding interrupt request flag in the interrupt control
event counter or pulse width capture mode. Additionally register will be set. If the Timer/Event Counter interrupt
the corresponding Port Control Register bit must be set is enabled this will in turn generate an interrupt signal.
high to ensure that the pin is setup as an input. Any However irrespective of whether the interrupts are en-
pull-high resistor connected to this pin will remain valid abled or not, a Timer/Event Counter overflow will also
even if the pin is used as a Timer/Event Counter input. generate a wake-up signal if the device is in a
Power-down condition. This situation may occur if the
Programming Considerations Timer/Event Counter is in the Event Counting Mode and
if the external signal continues to change state. In such
When configured to run in the timer mode, the internal
a case, the Timer/Event Counter will continue to count
system clock is used as the timer clock source and is
these external events and if an overflow occurs the de-
therefore synchronised with the overall operation of the
vice will be woken up from its Power-down condition. To
microcontroller. In this mode when the appropriate timer
prevent such a wake-up from occurring, the timer inter-
register is full, the microcontroller will generate an internal
rupt request flag should first be set high before issuing
interrupt signal directing the program flow to the respec-
tive internal interrupt vector. For the pulse width capture the ²HALT² instruction to enter the Idle/Sleep Mode.
mode, the internal system clock is also used as the timer
Timer Program Example
clock source but the timer will only run when the correct
logic condition appears on the external timer input pin. As The program shows how the Timer/Event Counter regis-
this is an external event and not synchronised with the in- ters are setup along with how the interrupts are enabled
ternal timer clock, the microcontroller will only see this ex- and managed. Note how the Timer/Event Counter is
ternal event when the next timer clock pulse arrives. As a turned on, by setting bit 4 of the Timer Control Register.
result, there may be small differences in measured val- The Timer/Event Counter can be turned off in a similar
ues requiring programmers to take this into account dur- way by clearing the same bit. This example program sets
ing programming. The same applies if the timer is the Timer/Event Counters to be in the timer mode, which
configured to be in the event counting mode, which again uses the internal system clock as their clock source.
Rev. 1.10 47 June 9, 2009

HT46R064/065/066/0662/067
· PFD Programming Example

org 04h ; external interrupt vector
org 08h ; Timer Counter 0 interrupt vector

jmp tmr0int ; jump here when Timer 0 overflows
: :
org 20h ; main program
: :
;internal Timer 0 interrupt routine
tmr0int:
:
; Timer 0 main program placed here
:
:
begin:
;setup Timer 0 registers
mov a,09bh ; setup Timer 0 preload value
mov tmr0,a
mov a,081h ; setup Timer 0 control register
mov tmr0c,a ; timer mode and prescaler set to /2
;setup interrupt register
mov a,00dh ; enable master interrupt and both timer interrupts
mov intc0,a
: :
set tmr0c.4 ; start Timer 0
: :
Time Base
The device includes a Time Base function which is used to generate a regular time interval signal.
The Time Base time interval magnitude is determined using an internal 13 stage counter sets the division ratio of the
clock source. This division ratio is controlled by both the TBSEL0 and TBSEL1 bits in the CTRL1 register. The clock
source is selected using the T0S bit in the TMR0C register.
When the Time Base time out, a Time Base interrupt signal will be generated. It should be noted that as the Time Base
clock source is the same as the Timer/Event Counter clock source, care should be taken when programming.
Rev. 1.10 48 June 9, 2009

HT46R064/065/066/0662/067
Pulse Width Modulator

Every device includes a multiple output 8-bit PWM essary to write the required value into the PWMn regis-
function. Useful for such applications such as motor ter and select the required mode setup and on/off
speed control, the PWM function provides outputs with a control using the CTRL0 and CTRL2 registers, the sub-
fixed frequency but with a duty cycle that can be varied division of the waveform into its sub-modulation cycles
by setting particular values into the corresponding PWM is implemented automatically within the microcontroller
register. hardware. The PWM clock source is the system clock
fSYS. This method of dividing the original modulation cy-
P W M 0 D u ty R e g is te r cle into a further 2 or 4 sub-cycles enable the generation
of higher PWM frequencies which allow a wider range of
applications to be served. The difference between what
8 - b it C o m p a r a to r 0 P M W 0 is known as the PWM cycle frequency and the PWM
modulation frequency should be understood. As the
PWM clock is the system clock, fSYS, and as the PWM
value is 8-bits wide, the overall PWM cycle frequency is
P W M 1 D u ty R e g is te r fSYS/256. However, when in the 7+1 mode of operation
the PWM modulation frequency will be fSYS/128, while
the PWM modulation frequency for the 6+2 mode of op-
8 - b it C o m p a r a to r 1 P M W 1
eration will be fSYS/64.
PWM PWM Cycle PWM Cycle

Modulation Frequency Duty
P W M 2 R e g is te r fSYS/64 for (6+2) bits mode
fSYS/256 [PWM]/256
fSYS/128for (7+1) bits mode
8 - b it C o m p a r a to r 2 P M W 2
6+2 PWM Mode
Each full PWM cycle, as it is controlled by an 8-bit PWM
register, has 256 clock periods. However, in the 6+2
8 - b it/( 7 + 1 ) /( 6 + 2 ) PWM mode, each PWM cycle is subdivided into four in-
P W M C o u n te r dividual sub-cycles known as modulation cycle 0 ~ mod-
ulation cycle 3, denoted as i in the table. Each one of
PWM Block Diagram
these four sub-cycles contains 64 clock cycles. In this
mode, a modulation frequency increase of four is
Device Channels Mode Pins Registers achieved. The 8-bit PWM register value, which repre-
sents the overall duty cycle of the PWM waveform, is di-
HT46R064 vided into two groups. The first group which consists of
1 PA4 PWM0
HT46R065
bit2~bit7 is denoted here as the DC value. The second
HT46R066 PA4 PWM0 group which consists of bit0~bit1 is known as the AC
2 6+2
HT46R0662 PC3 PWM1 value. In the 6+2 PWM mode, the duty cycle value of
7+1
PA4 PWM0 each of the four modulation sub-cycles is shown in the
HT46R067 3 PC3 PWM1 following table.
PC2 PWM2
DC
Parameter AC (0~3)
(Duty Cycle)
PWM Operation
DC+1
i<AC
A single register, known as PWMn and located in the Modulation cycle i 64
Data Memory is assigned to each Pulse Width Modula- (i=0~3) DC
tor channel. It is here that the 8-bit value, which repre- i³AC
64
sents the overall duty cycle of one modulation cycle of
the output waveform, should be placed. To increase the 6+2 Mode Modulation Cycle Values
PWM modulation frequency, each modulation cycle is
The following diagram illustrates the waveforms associ-
subdivided into two or four individual modulation sub-
ated with the 6+2 mode of PWM operation. It is impor-
sections, known as the 7+1 mode or 6+2 mode respec-
tant to note how the single PWM cycle is subdivided into
tively. The required mode and the on/off control for each
4 individual modulation cycles, numbered from 0~3 and
PWM channel is selected using the CTRL0 and CTRL2
how the AC value is related to the PWM value.
registers. Note that when using the PWM, it is only nec-
Rev. 1.10 49 June 9, 2009

HT46R064/065/066/0662/067
fS Y S /2
[P W M ] = 1 0 0
P W M
2 5 /6 4 2 5 /6 4 2 5 /6 4 2 5 /6 4 2 5 /6 4
[P W M ] = 1 0 1
P W M
2 6 /6 4 2 5 /6 4 2 5 /6 4 2 5 /6 4 2 6 /6 4
[P W M ] = 1 0 2
P W M
2 6 /6 4 2 6 /6 4 2 5 /6 4 2 5 /6 4 2 6 /6 4
[P W M ] = 1 0 3
P W M
2 6 /6 4 2 6 /6 4 2 6 /6 4 2 5 /6 4 2 6 /6 4
P W M m o d u la tio n p e r io d : 6 4 /fS Y S
M o d u la tio n c y c le 0 M o d u la tio n c y c le 1 M o d u la tio n c y c le 2 M o d u la tio n c y c le 3 M o d u la tio n c y c le 0
P W M c y c le : 2 5 6 /fS Y S
6+2 PWM Mode
b 7 b 0
P W M R e g is te r (6 + 2 ) M o d e
A C v a lu e
D C v a lu e
PWM Register for 6+2 Mode
7+1 PWM Mode PWM Output Control

Each full PWM cycle, as it is controlled by an 8-bit PWM The PWM outputs are pin-shared with the I/O pins PA4,
register, has 256 clock periods. However, in the 7+1 PC2 and PC3. To operate as a PWM output and not as
PWM mode, each PWM cycle is subdivided into two indi- an I/O pin, the correct bits must be set in the CTRL0 and
vidual sub-cycles known as modulation cycle 0 ~ modula- CTRL2 register. A zero value must also be written to the
tion cycle 1, denoted as i in the table. Each one of these corresponding bit in the I/O port control register PAC.4,
two sub-cycles contains 128 clock cycles. In this mode, a PCC.2 and PCC.3 to ensure that the corresponding
modulation frequency increase of two is achieved. The PWM output pin is setup as an output. After these two
8-bit PWM register value, which represents the overall initial steps have been carried out, and of course after
duty cycle of the PWM waveform, is divided into two the required PWM value has been written into the
groups. The first group which consists of bit1~bit7 is de- PWMn register, writing a high value to the correspond-
noted here as the DC value. The second group which ing bit in the output data register PA.4, PC.2 and PC.3
consists of bit0 is known as the AC value. In the 7+1 will enable the PWM data to appear on the pin. Writing a
PWM mode, the duty cycle value of each of the two mod- zero value will disable the PWM output function and
ulation sub-cycles is shown in the following table. force the output low. In this way, the Port data output
registers can be used as an on/off control for the PWM
DC
Parameter AC (0~1) function. Note that if the CTRL0 and CTRL2 registers
(Duty Cycle)
have selected the PWM function, but a high value has
DC+1 been written to its corresponding bit in the PAC or PCC
i<AC
Modulation cycle i 128 control register to configure the pin as an input, then the
(i=0~1) DC pin can still function as a normal input line, with pull-high
i³AC
128 resistor options.
7+1 Mode Modulation Cycle Values
The following diagram illustrates the waveforms associ-

ated with the 7+1 mode PWM operation. It is important
to note how the single PWM cycle is subdivided into 2 in-
dividual modulation cycles, numbered 0 and 1 and how
the AC value is related to the PWM value.
Rev. 1.10 50 June 9, 2009

HT46R064/065/066/0662/067
fS Y S /2
[P W M ] = 1 0 0
P W M
5 0 /1 2 8 5 0 /1 2 8 5 0 /1 2 8
[P W M ] = 1 0 1
P W M
5 1 /1 2 8 5 0 /1 2 8 5 1 /1 2 8
[P W M ] = 1 0 2
P W M
5 1 /1 2 8 5 1 /1 2 8 5 1 /1 2 8
[P W M ] = 1 0 3
P W M
5 1 /1 2 8 5 2 /1 2 8
5 2 /1 2 8
P W M m o d u la tio n p e r io d : 1 2 8 /fS Y S
M o d u la tio n c y c le 0 M o d u la tio n c y c le 1 M o d u la tio n c y c le 0
P W M c y c le : 2 5 6 /fS Y S
7+1 PWM Mode
b 7 b 0
P W M R e g is te r (7 + 1 ) M o d e
A C v a lu e
D C v a lu e
PWM Register for 7+1 Mode
· PWM Programming Example
The following sample program shows how the PWM0 output is setup and controlled.
mov a,64h ; setup PWM value of decimal 100
mov pwm0,a
set ctrl0.5 ; select the 7+1 PWM mode
set ctrl0.3 ; select pin PA4 to have a PWM function
clr pac.4 ; setup pin PA4 as an output
set pa.4 ; enable the PWM output
::
clr pa.4 ; disable the PWM output_ pin
; PA4 forced low
Rev. 1.10 51 June 9, 2009

HT46R064/065/066/0662/067
Analog to Digital Converter

The need to interface to real world analog signals is a In the following table, D0~D11 is the A/D conversion
common requirement for many electronic systems. data result bits.
However, to properly process these signals by a
microcontroller, they must first be converted into digital Bit Bit Bit Bit Bit Bit Bit Bit
Register
7 6 5 4 3 2 1 0
signals by A/D converters. By integrating the A/D con-
version electronic circuitry into the microcontroller, the ADRL D3 D2 D1 D0 ¾ ¾ ¾ ¾
need for external components is reduced significantly
ADRH D11 D10 D9 D8 D7 D6 D5 D4
with the corresponding follow-on benefits of lower costs
and reduced component space requirements. A/D Data Registers
A/D Overview A/D Converter Control Registers - ADCR, ACSR

The device contains an 4/8-channel analog to digital To control the function and operation of the A/D con-
converter which can directly interface to external analog verter, two control registers known as ADCR and ACSR
signals, such as that from sensors or other control sig- are provided. These 8-bit registers define functions
nals and convert these signals directly into either a such as the selection of which analog channel is con-
12-bit digital value. nected to the internal A/D converter, which pins are
used as analog inputs and which are used as normal
Input Conversion Input
Part No. I/Os, the A/D clock source as well as controlling the start
Channels Bits Pins
function and monitoring the A/D converter end of con-
HT46R064
4 12 PA0~PA3 version status.
HT46R065
PA0~PA3 The ACS2~ACS0 bits in the ADCR register define the
Other channel number. As the device contains only one actual
8 12 PC0~PC1
Devices analog to digital converter circuit, each of the individual
PC6~PC7
8 analog inputs must be routed to the converter. It is the
The accompanying block diagram shows the overall in- function of the ACS2~ACS0 bits in the ADCR register to
ternal structure of the A/D converter, together with its as- determine which analog channel is actually connected
sociated registers. to the internal A/D converter.
The ADCR control register also contains the
A/D Converter Data Registers - ADRL, ADRH
PCR2~PCR0 bits which determine which pins on
The device, which has an internal 12-bit A/D converter, PA0~PA3, PC0, PC1, PC6, PC7 are used as analog in-
requires two data registers, a high byte register, known puts for the A/D converter and which pins are to be used
as ADRH, and a low byte register, known as ADRL. After as normal I/O pins. If the 3-bit address on PCR2~PCR0
the conversion process takes place, these registers can has a value of ²111², then all eight pins, namely
be directly read by the microcontroller to obtain the digit- AN0~AN7 will all be set as analog inputs. Note that if the
ised conversion value. Only the high byte register, PCR2~PCR0 bits are all set to zero, then all the
ADRH, utilises its full 8-bit contents. The low byte regis- PA0~PA3, PC0, PC1, PC6, PC7 pins will be setup as nor-
ter utilises only 4 bit of its 8-bit contents as it contains mal I/Os.
only the lowest bits of the 12-bit converted value.
fS Y S
C lo c k
A C S R R e g is te r D iv id e r
¸ N
A D O N B B it
A /D E n a b le
P A 0 /A N 0
P A 1 /A N 1
P A 2 /A N 2 A D R L
P A 3 /A N 3 A /D D a ta
A D C
P C 0 /A N 4 A D R H R e g is te r s
P C 1 /A N 5
P C 6 /A N 6
P C 7 /A N 7
A D C R
P C R 0 ~ P C R 2 A D C S 0 ~ A D C S 2 S T A R T E O C B
R e g is te r
A/D Converter Structure
Rev. 1.10 52 June 9, 2009

HT46R064/065/066/0662/067
· ADRH, ADRL Register
ADRH ADRL
Bit 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
Name D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 ¾ ¾ ¾ ¾
R/W R R R R R R R R R R R R ¾ ¾ ¾ ¾
POR x x x x x x x x x x x x ¾ ¾ ¾ ¾
²x² unknown
unimplemented, read as ²0²
D11~D0: ADC conversion data
· ADCR Register
Bit 7 6 5 4 3 2 1 0
Name START EOCB PCR2 PCR1 PCR0 ACS2 ACS1 ACS0
R/W R/W R R/W R/W R/W R/W R/W R/W
POR 0 1 0 0 0 0 0 0
Bit 7 START: Start the A/D conversion

0®1®0 : start
0®1 : reset the A/D converter and set EOCB to ²1²
Bit 6 EOCB: End of A/D conversion flag
0: A/D conversion ended
1: A/D conversion in progress
Bit 5~3 PCR2~PCR0: A/D channel configuration
For HT46R064/065
000 A/D channel all off - ADC module power down
001 PA0 enabled as AN0
010 PA0~PA1 enabled as AN0~AN1
1xx PA0~PA3 enabled as AN0~AN3
For HT46R066/0662/067
000 A/D channel all off - ADC module power down
001 PA0 enabled as AN0
101 PA0~PA3,PC0 enabled as AN0~AN4
110 PA0~PA3,PC0,PC1 enabled as AN0~AN5
111 PA0~PA3,PC0,PC1,PC6,PC7 enabled as AN0~AN7
Bit 2~0 ACS2~ACS0: Select A/D channel
For HT46R064/065
000 AN0
001 AN1
010 AN2
011 AN3
1xx undefined, can¢t be used
For HT46R066/0662/067
000 AN0
001 AN1
010 AN2
011 AN3
100 AN4
101 AN5
110 AN6
111 AN7
Rev. 1.10 53 June 9, 2009

HT46R064/065/066/0662/067
· ACSR Register
Bit 7 6 5 4 3 2 1 0
Name TEST ADONB ¾ ¾ ¾ ADCS2 ADCS1 ADCS0
R/W R/W R/W ¾ ¾ ¾ R/W R/W R/W
POR 1 0 ¾ ¾ ¾ 0 0 0
Bit 7 TEST: for test mode use only

Bit 6 ADONB: ADC module power on/off control bit
0: ADC module power on
1: ADC module power off
Note: 1. it is recommended to set ADONB=1 before entering idle/sleep for saving power.
2. ADONB=1 will power down the ADC module.
Bit 5~3 unimplemented, read as ²0²
Bit 2~0 ADCS2~ADCS0: Select A/D converter clock source
000: system clock/2
001: system clock/8
010: system clock/32
011: undefined, can¢t be used.
100: system clock
101: system clock/4
110: system clock/16
111: undefined, can¢t be used.
The START bit in the register is used to start and reset Controlling the power on/off function of the A/D con-
the A/D converter. When themicrocontroller sets this bit verter circuitry is implemented using the value of the
from low to high and then low again, an analog to digital ADONB bit.
conversion cycle will be initiated. When the START bit is Although the A/D clock source is determined by the sys-
brought from low to high but not low again, the EOCB bit tem clock fSYS, and by bits ADCS2, ADCS1 and ADCS0,
in the ADCR register will be set to a ²1² and the analog there are some limitations on the maximum A/D clock
to digital converter will be reset. It is the START bit that is source speed that can be selected. As the minimum value
used to control the overall start operation of the internal of permissible A/D clock period, tAD, is 0.5ms, care must be
analog to digital converter. taken for system clock speeds in excess of 4MHz. For
The EOCB bit in the ADCR register is used to indicate system clock speeds in excess of 4MHz, the ADCS2,
when the analog to digital conversion process is com- ADCS1 and ADCS0 bits should not be set to ²000². Doing
plete. This bit will be automatically set to ²0² by the so will give A/D clock periods that are less than the mini-
microcontroller after a conversion cycle has ended. In mum A/D clock period which may result in inaccurate A/D
addition, the corresponding A/D interrupt request flag conversion values. Refer to the following table for exam-
will be set in the interrupt control register, and if the inter- ples, where values marked with an asterisk * show where,
rupts are enabled, an appropriate internal interrupt sig- depending upon the device, special care must be taken,
nal will be generated. This A/D internal interrupt signal as the values may be less than the specified minimum A/D
will direct the program flow to the associated A/D inter- Clock Period.
nal interrupt address for processing. If the A/D internal
interrupt is disabled, the microcontroller can be used to
poll the EOCB bit in the ADCR register to check whether
it has been cleared as an alternative method of detect-
ing the end of an A/D conversion cycle.
The clock source for the A/D converter, which originates
from the system clock fSYS, is first divided by a division
ratio, the value of which is determined by the ADCS2,
ADCS1 and ADCS0 bits in the ACSR register.
Rev. 1.10 54 June 9, 2009

HT46R064/065/066/0662/067
A/D Clock Period (tAD)

ADCS2, ADCS2, ADCS2, ADCS2, ADCS2, ADCS2, ADCS2,
fSYS ADCS1, ADCS1, ADCS1, ADCS1, ADCS1, ADCS1, ADCS1,
ADCS0=000 ADCS0=001 ADCS0=010 ADCS0=100 ADCS0=101 ADCS0=110 ADCS0=011,
(fSYS/2) (fSYS/8) (fSYS/32) (fSYS) (fSYS/4) (fSYS/16) 111
1MHz 2ms 8ms 32ms 1ms 4ms 16ms Undefined
2MHz 1ms 4ms 16ms 500ns 2ms 8ms Undefined
4MHz 500ns 2ms 8ms 250ns* 1ms 4ms Undefined
8MHz 250ns* 1ms 4ms 125ns* 500ns 2ms Undefined
12MHz 167ns* 667ns 2.67ms 83ns* 333ns* 1ms Undefined
A/D Clock Period Examples
A/D Input Pins · Step 5

If the interrupts are to be used, the interrupt control reg-
All of the A/D analog input pins are pin-shared with the
isters must be correctly configured to ensure the A/D
I/O pins on Port A. Bits PCR2~PCR0 in the register, de-
converter interrupt function is active. The master inter-
termine whether the input pins are setup as normal Port rupt control bit, EMI, the INTC0 interrupt control regis-
A input/output pins or whether they are setup as analog ter must be set to ²1², the A/D converter interrupt bit,
inputs. In this way, pins can be changed under program ADE, must also be set to ²1².
control to change their function from normal I/O opera-
· Step 6
tion to analog inputs and vice versa. Pull-high resistors,
The analog to digital conversion process can now be
which are setup through register programming, apply to
initialised by setting the START bit in the ADCR regis-
the input pins only when they are used as normal I/O
ter from ²0² to ²1² and then to ²0² again. Note that this
pins, if setup as A/D inputs the pull-high resistors will be
bit should have been originally set to ²0².
automatically disconnected. Note that it is not neces-
sary to first setup the A/D pin as an input in the PBC port · Step 7
control register to enable the A/D input as when the To check when the analog to digital conversion pro-
PCR2~PCR0 bits enable an A/D input, the status of the cess is complete, the EOCB bit in the ADCR register
port control register will be overridden. can be polled. The conversion process is complete
when this bit goes low. When this occurs the A/D data
Summary of A/D Conversion Steps registers ADRL and ADRH can be read to obtain the
conversion value. As an alternative method if the in-
The following summarises the individual steps that terrupts are enabled and the stack is not full, the pro-
should be executed in order to implement an A/D con- gram can wait for an A/D interrupt to occur.
version process. Note: When checking for the end of the conversion
· Step 1
process, if the method of polling the EOCB bit in
Select the required A/D conversion clock by correctly the ADCR register is used, the interrupt enable
programming bits ADCS2, ADCS1 and ADCS0 in the step above can be omitted.
register. The accompanying diagram shows graphically the vari-
· Step 2 ous stages involved in an analog to digital conversion
Select which pins are to be used as A/D inputs and process and its associated timing.
configure them as A/D input pins by correctly pro- The setting up and operation of the A/D converter func-
gramming the PCR2~PCR0 bits in the ADCR register.
tion is fully under the control of the application program as
· Step 3 there are no configuration options associated with the
Enable the A/D by clearing the ADONB in the ACSR A/D converter. After an A/D conversion process has been
register to zero. initiated by the application program, the microcontroller
· Step 4 internal hardware will begin to carry out the conversion,
Select which channel is to be connected to the internal during which time the program can continue with other
A/D converter by correctly programming the functions. The time taken for the A/D conversion is 16tAD
ACS2~ACS0 bits which are also contained in the reg- where tAD is equal to the A/D clock period.
ister.
Rev. 1.10 55 June 9, 2009

HT46R064/065/066/0662/067
Programming Considerations between the analog input value and the digitised output
When programming, special attention must be given to value for the A/D converter.
the PCR[2:0] bits in the register. If these bits are all Note that to reduce the quantisation error, a 0.5 LSB off-
cleared to zero no external pins will be selected for use set is added to the A/D Converter input. Except for the
as A/D input pins allowing the pins to be used as normal digitised zero value, the subsequent digitised values will
I/O pins. When this happens the internal A/D circuitry change at a point 0.5 LSB below where they would
will be power down. Setting the ADONB bit high has the change without the offset, and the last full scale digitised
ability to power down the internal A/D circuitry, which value will change at a point 1.5 LSB below the VDD level.
may be an important consideration in power sensitive
applications. A/D Programming Example
The following two programming examples illustrate how
A/D Transfer Function
to setup and implement an A/D conversion. In the first
As the device contain a 12-bit A/D converter, its example, the method of polling the EOCB bit in the
full-scale converted digitised value is equal to FFFH. ADCR register is used to detect when the conversion
Since the full-scale analog input value is equal to the cycle is complete, whereas in the second example, the
VDD voltage, this gives a single bit analog input value of A/D interrupt is used to determine when the conversion
VDD/4096. The diagram show the ideal transfer function is complete.
P C R 2 ~ 0 0 0 B x x x B - P C R [2 :0 ] is n o t e q u a l to " 0 "
P C R 0
A D O N B
tO N 2 S T
A D C m o d u le
O N o n o ff o n
A /D s a m p lin g tim e A /D s a m p lin g tim e
tA D C S tA D C S
S T A R T
E O C B
A C S 2 ~
A C S 0 x x x B 0 1 0 B 0 0 0 B 0 0 1 B
P o w e r-o n S ta rt o f A /D S ta rt o f A /D S ta rt o f A /D
R e s e t c o n v e r s io n c o n v e r s io n c o n v e r s io n
R e s e t A /D R e s e t A /D R e s e t A /D
c o n v e rte r c o n v e rte r c o n v e rte r
E n d o f A /D E n d o f A /D
1 : D e fin e p o r t c o n fig u r a tio n c o n v e r s io n c o n v e r s io n
2 : S e le c t a n a lo g c h a n n e l
tA D C tA D C
A /D c o n v e r s io n tim e A /D c o n v e r s io n tim e
N o te : A /D c lo c k m u s t b e fs y s , fS Y S /2 , fS Y S /4 , fS Y S /8 , fS Y S /1 6 o r fS Y S /3 2
tA D C S = 4 tA D
tA D C = 1 6 tA D
A/D Conversion Timing
1 .5 L S B
F F F H
F F E H
F F D H
A /D C o n v e r s io n
R e s u lt
0 .5 L S B
0 3 H
0 2 H
0 1 H
V D D
( )
0 1 2 3 4 0 9 3 4 0 9 4 4 0 9 5 4 0 9 6 4 0 9 6
A n a lo g In p u t V o lta g e
Ideal A/D Transfer Function
Rev. 1.10 56 June 9, 2009

HT46R064/065/066/0662/067
Example: using an EOCB polling method to detect the end of conversion

clr EADI ; disable ADC interrupt
mov a,00000001B
mov ACSR,a ; select fSYS/8 as A/D clock and ADONB=0
mov a,00100000B ; setup ADCR register to configure Port as A/D inputs
mov ADCR,a ; and select AN0 to be connected to the A/D converter
:
:
Start_conversion:
clr START
set START ; reset A/D
clr START ; start A/D
Polling_EOC:
sz EOCB ; poll the ADCR register EOCB bit to detect end
; of A/D conversion
jmp polling_EOC ; continue polling
mov a,ADRL ; read low byte conversion result value
mov adrl_buffer,a ; save result to user defined register
mov a,ADRH ; read high byte conversion result value
mov adrh_buffer,a ; save result to user defined register
:
jmp start_conversion ; start next A/D conversion
Note: To power off ADC module, it is necessary to set ADONB as ²1².
Example: using the interrupt method to detect the end of conversion

clr EADI ; disable ADC interrupt
mov a,00000001B
mov ACSR,a ; select fSYS/8 as A/D clock and ADONB=0
mov a,00100000B ; setup ADCR register to configure Port as A/D inputs
mov ADCR,a ; and select AN0 to be connected to the A/D
:
:
Start_conversion:
clr START
set START ; reset A/D
clr START ; start A/D
clr ADF ; clear ADC interrupt request flag
set EADI ; enable ADC interrupt
set EMI ; enable global interrupt
:
:
:
; ADC interrupt service routine
ADC_:
mov acc_stack,a ; save ACC to user defined memory
mov a,STATUS
mov status_stack,a ; save STATUS to user defined memory
:
:
mov a,ADRL ; read low byte conversion result value
mov adrl_buffer,a ; save result to user defined register
mov a,ADRH ; read high byte conversion result value
mov adrh_buffer,a ; save result to user defined register
:
:
EXIT_ISR:
mov a,status_stack
mov STATUS,a ; restore STATUS from user defined memory
mov a,acc_stack ; restore ACC from user defined memory
clr ADF ; clear ADC interrupt flag
reti
Note: To power off ADC module, it is necessary to set ADONB as ²1².
Rev. 1.10 57 June 9, 2009

HT46R064/065/066/0662/067
Interrupts
Interrupts are an important part of any microcontroller Counter will then be loaded with a new address which
system. When an external event or an internal function will be the value of the corresponding interrupt vector.
such as a Timer/Event Counter or Time Base requires The microcontroller will then fetch its next instruction
microcontroller attention, their corresponding interrupt from this interrupt vector. The instruction at this vector
will enforce a temporary suspension of the main pro- will usually be a JMP statement which will jump to an-
gram allowing the microcontroller to direct attention to other section of program which is known as the interrupt
their respective needs. service routine. Here is located the code to control the
The devices contain a single external interrupt and mul- appropriate interrupt. The interrupt service routine must
tiple internal interrupts. The external interrupt is con- be terminated with a RETI instruction, which retrieves
trolled by the action of the external interrupt pin, while the original Program Counter address from the stack
the internal interrupt is controlled by the Timer/Event and allows the microcontroller to continue with normal
execution at the point where the interrupt occurred.
Counters and Time Base overflows.
The various interrupt enable bits, together with their as-
Interrupt Register sociated request flags, are shown in the following dia-
Overall interrupt control, which means interrupt enabling gram with their order of priority.
and request flag setting, is controlled by using two regis- Once an interrupt subroutine is serviced, all the other in-
ters, INTC0 and INTC1. By controlling the appropriate terrupts will be blocked, as the EMI bit will be cleared au-
enable bits in this registers each individual interrupt can tomatically. This will prevent any further interrupt nesting
be enabled or disabled. Also when an interrupt occurs, from occurring. However, if other interrupt requests oc-
the corresponding request flag will be set by the cur during this interval, although the interrupt will not be
microcontroller. The global enable flag if cleared to zero immediately serviced, the request flag will still be re-
will disable all interrupts. corded. If an interrupt requires immediate servicing
while the program is already in another interrupt service
Interrupt Operation
routine, the EMI bit should be set after entering the rou-
A Timer/Event Counter overflow, a Time Base event or tine, to allow interrupt nesting. If the stack is full, the in-
an active edge on the external interrupt pin will all gener- terrupt request will not be acknowledged, even if the
ate an interrupt request by setting their corresponding related interrupt is enabled, until the Stack Pointer is
request flag, if their appropriate interrupt enable bit is decremented. If immediate service is desired, the stack
set. When this happens, the Program Counter, which must be prevented from becoming full.
stores the address of the next instruction to be exe-
cuted, will be transferred onto the stack. The Program
A u to m a tic a lly D is a b le d w h e n in te r r u p t
A u to m a tic a lly C le a r e d b y IS R e v e n t is s e r v ic e d E n a b le d m a n u a lly o r
M a n u a lly S e t o r C le a r e d b y S o ftw a r e a u to m a tic a lly w ith R E T I in s tr u c tio n
P r io r ity
E x te rn a l In te rru p t IN T E E M I H ig h
R e q u e s t F la g IN T F
T im e r /E v e n t C o u n te r 0 T 0 E E M I
In te r r u p t R e q u e s t F la g T 0 F
In te rru p t
P o llin g
A /D C o n v e r s io n A D E E M I
In te r r u p t R e q u e s t F la g A D F
T im e B a s e T B E E M I
In te r r u p t R e q u e s t F la g T B F L o w
Interrupt Scheme
Rev. 1.10 58 June 9, 2009

HT46R064/065/066/0662/067
When an interrupt request is generated it takes 2 or 3 in- HT46R065/HT46R066/HT46R0662

struction cycle before the program jumps to the interrupt
Interrupt Source Priority Vector
vector. If the device is in the Sleep or Idle Mode and is
woken up by an interrupt request then it will take 3 cy- External Interrupt 1 04H
cles before the program jumps to the interrupt vector. Timer/Event Counter 0 Overflow 2 08H
Timer/Event Counter 1 Overflow 3 0CH
Main
Program
Interrupt Request or
A/D Conversion Complete 4 10H
Interrupt Flag Set by Instruction
Time Base Overflow 5 14H
N
Enable Bit Set ?
HT46R067
Y Interrupt Source Priority Vector
Main External Interrupt 1 04H
Program Automatically Disable Interrupt
Clear EMI & Request Flag
Timer/Event Counter 0 Overflow 2 08H
Wait for 2 ~ 3 Instruction Cycles

Timer/Event Counter 1 Overflow 3 0CH
ISR Entry A/D Conversion Complete 5 14H
RETI In cases where both external and internal interrupts are

(it will set EMI automatically)
enabled and where an external and internal interrupt oc-
curs simultaneously, the external interrupt will always
have priority and will therefore be serviced first. Suitable
Interrupt Flow
masking of the individual interrupts using the interrupt
Interrupt Priority registers can prevent simultaneous occurrences.
Interrupts, occurring in the interval between the rising
edges of two consecutive T2 pulses, will be serviced on
the latter of the two T2 pulses, if the corresponding inter-
rupts are enabled. In case of simultaneous requests, the
following table shows the priority that is applied. These
can be masked by resetting the EMI bit.
HT46R064
Interrupt Source Priority Vector
External Interrupt 1 04H
A/D Conversion Complete 3 0CH
Rev. 1.10 59 June 9, 2009

HT46R064/065/066/0662/067
External Interrupt The external interrupt pin is pin-shared with the I/O pin
For an external interrupt to occur, the global interrupt en- PA3 and can only be configured as an external interrupt
able bit, EMI, and external interrupt enable bit, INTE, pin if the corresponding external interrupt enable bit in
must first be set. An actual external interrupt will take the INTC0 register has been set and the edge trigger
place when the external interrupt request flag, INTF, is type has been selected using the CTRL1 register. The
set, a situation that will occur when an edge transition pin must also be setup as an input by setting the corre-
appears on the external INT line. The type of transition sponding PAC.3 bit in the port control register. When the
that will trigger an external interrupt, whether high to low, interrupt is enabled, the stack is not full and a transition
low to high or both is determined by the INTEG0 and appears on the external interrupt pin, a subroutine call to
INTEG1 bits, which are bits 6 and 7 respectively, in the the external interrupt vector at location 04H, will take
CTRL1 control register. These two bits can also disable place. When the interrupt is serviced, the external inter-
the external interrupt function. rupt request flag, INTF, will be automatically reset and
the EMI bit will be automatically cleared to disable other
INTEG1 INTEG0 Edge Trigger Type interrupts. Note that any pull-high resistor connections
0 0 External interrupt disable on this pin will remain valid even if the pin is used as an
0 1 Rising edge Trigger external interrupt input.
1 0 Falling edge Trigger
1 1 Both edge Trigger
· HT46R064
¨ INTC0 Register
Bit 7 6 5 4 3 2 1 0
Name ¾ ADF T0F INTF ADE T0E INTE EMI
R/W ¾ R/W R/W R/W R/W R/W R/W R/W
POR ¾ 0 0 0 0 0 0 0

Bit 6 ADF: A/D Conversion interrupt request flag
0: inactive
1: active
Bit 5 T0F: Timer/Event Counter 0 interrupt request flag
0: inactive
1: active
Bit 4 INTF: External interrupt request flag
0: inactive
1: active
Bit 3 ADE: A/D Conversion interrupt enable
0: disable
1: enable
Bit 2 T0E: Timer/Event Counter 0 interrupt enable
0: disable
1: enable
Bit 1 INTE: external interrupt enable
0: disable
1: enable
Bit 0 EMI: Master interrupt global enable
0: disable
1: enable
Rev. 1.10 60 June 9, 2009

HT46R064/065/066/0662/067
¨ INTC1 Register
Bit 7 6 5 4 3 2 1 0
Name ¾ ¾ ¾ TBF ¾ ¾ ¾ TBE
R/W ¾ ¾ ¾ R/W ¾ ¾ ¾ R/W
POR ¾ ¾ ¾ 0 ¾ ¾ ¾ 0
Bit 7~5,3~1 unimplemented, read as ²0²

Bit 4 TBF: Time Base event interrupt request flag
0: inactive
1: active
Bit 0 TBE: Time base event interrupt enable
0: disable
1: enable
· HT46R065/HT46R066/HT46R0662
¨ INTC0 Register
Bit 7 6 5 4 3 2 1 0
Name ¾ T1F T0F INTF T1E T0E INTE EMI
POR ¾ 0 0 0 0 0 0 0

0: inactive
1: active
0: inactive
1: active
0: inactive
1: active
0: disable
1: enable
0: disable
1: enable
0: disable
1: enable
0: disable
1: enable
Rev. 1.10 61 June 9, 2009

HT46R064/065/066/0662/067
¨ INTC1 Register
Bit 7 6 5 4 3 2 1 0
Name ¾ ¾ TBF ADF ¾ ¾ TBE ADE
R/W ¾ ¾ R/W R/W ¾ ¾ R/W R/W
POR ¾ ¾ 0 0 ¾ ¾ 0 0
Bit 7~6,3~2 unimplemented, read as ²0²

0: inactive
1: active
0: inactive
1: active
0: disable
1: enable
0: disable
1: enable
· HT46R067
¨ INTC0 Register
Bit 7 6 5 4 3 2 1 0
Name ¾ T1F T0F INTF T1E T0E INTE EMI
POR ¾ 0 0 0 0 0 0 0

0: inactive
1: active
0: inactive
1: active
0: inactive
1: active
0: disable
1: enable
0: disable
1: enable
0: disable
1: enable
0: disable
1: enable
Rev. 1.10 62 June 9, 2009

HT46R064/065/066/0662/067
¨ INTC1 Register
Bit 7 6 5 4 3 2 1 0
Name ¾ TBF ADF T2F ¾ TBE ADE T2E
R/W ¾ R/W R/W R/W ¾ R/W R/W R/W
POR ¾ 0 0 0 ¾ 0 0 0
Bit 7,3 unimplemented, read as ²0²

0: inactive
1: active
0: inactive
1: active
0: inactive
1: active
0: disable
1: enable
0: disable
1: enable
0: disable
1: enable
Rev. 1.10 63 June 9, 2009

HT46R064/065/066/0662/067
Timer/Event Counter Interrupt

SCOM Function for LCD
For a Timer/Event Counter interrupt to occur, the global
The devices have the capability of driving external LCD
interrupt enable bit, EMI, and the corresponding timer
panels. The common pins for LCD driving, SCOM0~
interrupt enable bit, TnE, must first be set. An actual
SCOM3, are pin shared with certain pin on the PB0~
Timer/Event Counter interrupt will take place when the
PB3 port. The LCD signals (COM and SEG) are gener-
Timer/Event Counter request flag, TnF, is set, a situation
ated using the application program.
that will occur when the relevant Timer/Event Counter
overflows. When the interrupt is enabled, the stack is
LCD Operation
not full and a Timer/Event Counter n overflow occurs, a
subroutine call to the relevant timer interrupt vector, will An external LCD panel can be driven using this device
take place. When the interrupt is serviced, the timer in- by configuring the PB0~PB3 pins as common pins and
terrupt request flag, TnF, will be automatically reset and using other output ports lines as segment pins. The LCD
the EMI bit will be automatically cleared to disable other driver function is controlled using the SCOMC register
interrupts. which in addition to controlling the overall on/off function
also controls the bias voltage setup function. This en-
Time Base Interrupt ables the LCD COM driver to generate the necessary
VDD/2 voltage levels for LCD 1/2 bias operation.
For a time base interrupt to occur the global interrupt en-
able bit EMI and the corresponding interrupt enable bit The SCOMEN bit in the SCOMC register is the overall
TBE, must first be set. An actual Time Base interrupt will master control for the LCD Driver, however this bit is
take place when the time base request flag TBF is set, a used in conjunction with the COMnEN bits to select
situation that will occur when the Time Base overflows. which Port B pins are used for LCD driving. Note that the
When the interrupt is enabled, the stack is not full and a Port Control register does not need to first setup the pins
time base overflow occurs a subroutine call to time base as outputs to enable the LCD driver operation.
vector will take place. When the interrupt is serviced, the V D D
time base interrupt flag. TBF will be automatically reset

S C O M o p e r a tin g c u r r e n t
and the EMI bit will be automatically cleared to disable
other interrupts.
V D D /2 S C O M 0 ~
Programming Considerations S C O M 3
C O M n E N
By disabling the interrupt enable bits, a requested inter- S C O M E N
rupt can be prevented from being serviced, however,
once an interrupt request flag is set, it will remain in this
condition in the interrupt register until the corresponding
interrupt is serviced or until the request flag is cleared by LCD COM Bias
a software instruction.
It is recommended that programs do not use the ²CALL SCOMEN COMnEN Pin Function O/P Level
subroutine² instruction within the interrupt subroutine. 0 X I/O 0 or 1
Interrupts often occur in an unpredictable manner or
1 0 I/O 0 or 1
need to be serviced immediately in some applications. If
only one stack is left and the interrupt is not well con- 1 1 SCOMN VDD/2
trolled, the original control sequence will be damaged
Output Control
once a ²CALL subroutine² is executed in the interrupt
subroutine.
All of these interrupts have the capability of waking up
the processor when in the Idle/Sleep Mode.
Only the Program Counter is pushed onto the stack. If
the contents of the register or status register are altered
by the interrupt service program, which may corrupt the
desired control sequence, then the contents should be
saved in advance.
Rev. 1.10 64 June 9, 2009

HT46R064/065/066/0662/067
LCD Bias Control

The LCD COM driver enables a range of selections to be provided to suit the requirement of the LCD panel which is be-
ing used. The bias resistor choice is implemented using the ISEL1 and ISEL0 bits in the SCOMC register.
· SCOMC Register
Bit 7 6 5 4 3 2 1 0
Name ¾ ISEL1 ISEL0 SCOMEN COM3EN COM2EN COM1EN COM0EN
POR 0 0 0 0 0 0 0 0
Bit 7 Reserved Bit

1: Unpredictable operation - bit must NOT be set high
0: Correct level - bit must be reset to zero for correct operation
Bit 6,5 ISEL1, ISEL0: SCOM operating current selection (VDD=5V)
00: 25mA
01: 50mA
10: 100mA
11: 200mA
Bit 4 SCOMEN: SCOM module on/off control
0: disable
1: enable
SCOMn can be enable by COMnEN if SCOMEN=1
Bit 3 COM3EN: PB3 or SCOM3 selection
0: GPIO
1: SCOM3
0: GPIO
1: SCOM2
0: GPIO
1: SCOM1
0: GPIO
1: SCOM0
Rev. 1.10 65 June 9, 2009

HT46R064/065/066/0662/067
Configuration Options
Configuration options refer to certain options within the MCU that are programmed into the OTP Program Memory de-
vice during the programming process. During the development process, these options are selected using the HT-IDE
software development tools. As these options are programmed into the device using the hardware programming tools,
once they are selected they cannot be changed later by the application software. All options must be defined for proper
system function, the details of which are shown in the table.
No. Options
1 Watchdog Timer: enable or disable
Watchdog Timer clock source: LXT, LIRC or fSYS/4
2
Note: LXT oscillator must be selected by OSC configuration option if WDT clock source is from LXT.
3 CLRWDT instructions: 1 or 2 instructions
(1)For HT46R064/HT46R065/HT46R066
System oscillator configuration: HXT, HIRC, ERC, HIRC + LXT
4
(2)For HT46R0662/HT46R067
System oscillator configuration: HXT, HIRC, ERC, HXT + LXT, HIRC + LXT, ERC + LXT
5 LVR function: enable or disable
6 LVR voltage: 2.1V, 3.15V or 4.2V
7 RES or PA7 pin function
8 SST: 1024 or 2 clocks (determine tSST for HIRC/ERC)
9 Internal RC: 4MHz, 8MHz or 12MHz
Application Circuits
V D D
0 .0 1 m F
V D D
1 0 k W ~ R e s e t
1 0 0 k W C ir c u it
1 N 4 1 4 8 P A 0 /A N 0
0 .1 m F P A 1 /P F D /A N 1
R E S /P A 7 P A 2 /T C 0 /A N 2
3 0 0 W
0 .1 ~ 1 m F P A 3 /IN T /A N 3
P A 4 /T C 1 /P W M 0
V S S P B 0 ~ P B 7
P C 2 /P W M 1
P C 3 /P W M 2
O S C O S C 1 P C 0 /A N 4
C ir c u it P C 1 /A N 5
O S C 2 P C 6 /A N 6
S e e O s c illa to r P C 7 /A N 7
S e c tio n P D 0 ~ P D 7
X T 1 P E 0 ~ P E 1
O S C
C ir c u it X T 2 P F 0 ~ P F 1
S e e O s c illa to r
S e c tio n
Rev. 1.10 66 June 9, 2009

HT46R064/065/066/0662/067
Instruction Set
Introduction subtract instruction mnemonics to enable the necessary
arithmetic to be carried out. Care must be taken to en-
C e n t ra l t o t he s uc c es s f ul oper a t i on o f a n y
sure correct handling of carry and borrow data when re-
microcontroller is its instruction set, which is a set of pro-
sults exceed 255 for addition and less than 0 for
gram instruction codes that directs the microcontroller to
perform certain operations. In the case of Holtek subtraction. The increment and decrement instructions
microcontrollers, a comprehensive and flexible set of INC, INCA, DEC and DECA provide a simple means of
over 60 instructions is provided to enable programmers increasing or decreasing by a value of one of the values
to implement their application with the minimum of pro- in the destination specified.
gramming overheads.
Logical and Rotate Operations
For easier understanding of the various instruction
The standard logical operations such as AND, OR, XOR
codes, they have been subdivided into several func-
and CPL all have their own instruction within the Holtek
tional groupings.
microcontroller instruction set. As with the case of most
instructions involving data manipulation, data must pass
Instruction Timing
through the Accumulator which may involve additional
Most instructions are implemented within one instruc- programming steps. In all logical data operations, the
tion cycle. The exceptions to this are branch, call, or ta- zero flag may be set if the result of the operation is zero.
ble read instructions where two instruction cycles are Another form of logical data manipulation comes from
required. One instruction cycle is equal to 4 system the rotate instructions such as RR, RL, RRC and RLC
clock cycles, therefore in the case of an 8MHz system which provide a simple means of rotating one bit right or
oscillator, most instructions would be implemented left. Different rotate instructions exist depending on pro-
within 0.5ms and branch or call instructions would be im- gram requirements. Rotate instructions are useful for
plemented within 1ms. Although instructions which re- serial port programming applications where data can be
quire one more cycle to implement are generally limited rotated from an internal register into the Carry bit from
to the JMP, CALL, RET, RETI and table read instruc- where it can be examined and the necessary serial bit
tions, it is important to realize that any other instructions set high or low. Another application where rotate data
which involve manipulation of the Program Counter Low operations are used is to implement multiplication and
register or PCL will also take one more cycle to imple- division calculations.
ment. As instructions which change the contents of the
PCL will imply a direct jump to that new address, one Branches and Control Transfer
more cycle will be required. Examples of such instruc- Program branching takes the form of either jumps to
tions would be ²CLR PCL² or ²MOV PCL, A². For the specified locations using the JMP instruction or to a sub-
case of skip instructions, it must be noted that if the re- routine using the CALL instruction. They differ in the
sult of the comparison involves a skip operation then sense that in the case of a subroutine call, the program
this will also take one more cycle, if no skip is involved must return to the instruction immediately when the sub-
then only one cycle is required. routine has been carried out. This is done by placing a
return instruction RET in the subroutine which will cause
Moving and Transferring Data
the program to jump back to the address right after the
The transfer of data within the microcontroller program CALL instruction. In the case of a JMP instruction, the
is one of the most frequently used operations. Making program simply jumps to the desired location. There is
use of three kinds of MOV instructions, data can be no requirement to jump back to the original jumping off
transferred from registers to the Accumulator and point as in the case of the CALL instruction. One special
vice-versa as well as being able to move specific imme- and extremely useful set of branch instructions are the
diate data directly into the Accumulator. One of the most conditional branches. Here a decision is first made re-
important data transfer applications is to receive data garding the condition of a certain data memory or indi-
from the input ports and transfer data to the output ports. vidual bits. Depending upon the conditions, the program
will continue with the next instruction or skip over it and
Arithmetic Operations jump to the following instruction. These instructions are
The ability to perform certain arithmetic operations and the key to decision making and branching within the pro-
data manipulation is a necessary feature of most gram perhaps determined by the condition of certain in-
microcontroller applications. Within the Holtek put switches or by the condition of internal data bits.
microcontroller instruction set are a range of add and
Rev. 1.10 67 June 9, 2009

HT46R064/065/066/0662/067
Bit Operations Other Operations

The ability to provide single bit operations on Data Mem- In addition to the above functional instructions, a range
ory is an extremely flexible feature of all Holtek of other instructions also exist such as the ²HALT² in-
microcontrollers. This feature is especially useful for struction for Power-down operations and instructions to
output port bit programming where individual bits or port control the operation of the Watchdog Timer for reliable
pins can be directly set high or low using either the ²SET program operations under extreme electric or electro-
[m].i² or ²CLR [m].i² instructions respectively. The fea- magnetic environments. For their relevant operations,
ture removes the need for programmers to first read the refer to the functional related sections.
8-bit output port, manipulate the input data to ensure
that other bits are not changed and then output the port Instruction Set Summary
with the correct new data. This read-modify-write pro- The following table depicts a summary of the instruction
cess is taken care of automatically when these bit oper- set categorised according to function and can be con-
ation instructions are used. sulted as a basic instruction reference using the follow-
ing listed conventions.
Table Read Operations
Table conventions:
Data storage is normally implemented by using regis-
x: Bits immediate data
ters. However, when working with large amounts of
fixed data, the volume involved often makes it inconve- m: Data Memory address
nient to store the fixed data in the Data Memory. To over- A: Accumulator
come this problem, Holtek microcontrollers allow an i: 0~7 number of bits
area of Program Memory to be setup as a table where addr: Program memory address
data can be directly stored. A set of easy to use instruc-
tions provides the means by which this fixed data can be
referenced and retrieved from the Program Memory.
Mnemonic Description Cycles Flag Affected

Arithmetic
ADD A,[m] Add Data Memory to ACC 1 Z, C, AC, OV
ADDM A,[m] Add ACC to Data Memory 1Note Z, C, AC, OV
ADD A,x Add immediate data to ACC 1 Z, C, AC, OV
ADC A,[m] Add Data Memory to ACC with Carry 1 Z, C, AC, OV
ADCM A,[m] Add ACC to Data memory with Carry 1Note Z, C, AC, OV
SUB A,x Subtract immediate data from the ACC 1 Z, C, AC, OV
SUB A,[m] Subtract Data Memory from ACC 1 Z, C, AC, OV
SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory 1Note Z, C, AC, OV
SBC A,[m] Subtract Data Memory from ACC with Carry 1 Z, C, AC, OV
SBCM A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1Note Z, C, AC, OV
DAA [m] Decimal adjust ACC for Addition with result in Data Memory 1Note C
Logic Operation
AND A,[m] Logical AND Data Memory to ACC 1 Z
OR A,[m] Logical OR Data Memory to ACC 1 Z
XOR A,[m] Logical XOR Data Memory to ACC 1 Z
ANDM A,[m] Logical AND ACC to Data Memory 1Note Z
ORM A,[m] Logical OR ACC to Data Memory 1Note Z
XORM A,[m] Logical XOR ACC to Data Memory 1Note Z
AND A,x Logical AND immediate Data to ACC 1 Z
OR A,x Logical OR immediate Data to ACC 1 Z
XOR A,x Logical XOR immediate Data to ACC 1 Z
CPL [m] Complement Data Memory 1Note Z
CPLA [m] Complement Data Memory with result in ACC 1 Z
Increment & Decrement
INCA [m] Increment Data Memory with result in ACC 1 Z
INC [m] Increment Data Memory 1Note Z
DECA [m] Decrement Data Memory with result in ACC 1 Z
DEC [m] Decrement Data Memory 1Note Z
Rev. 1.10 68 June 9, 2009

HT46R064/065/066/0662/067
Mnemonic Description Cycles Flag Affected

Rotate
RRA [m] Rotate Data Memory right with result in ACC 1 None
RR [m] Rotate Data Memory right 1Note None
RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C
RRC [m] Rotate Data Memory right through Carry 1Note C
RLA [m] Rotate Data Memory left with result in ACC 1 None
RL [m] Rotate Data Memory left 1Note None
RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C
RLC [m] Rotate Data Memory left through Carry 1Note C
Data Move
MOV A,[m] Move Data Memory to ACC 1 None
MOV [m],A Move ACC to Data Memory 1Note None
MOV A,x Move immediate data to ACC 1 None
Bit Operation
CLR [m].i Clear bit of Data Memory 1Note None
SET [m].i Set bit of Data Memory 1Note None
Branch
JMP addr Jump unconditionally 2 None
SZ [m] Skip if Data Memory is zero 1Note None
SZA [m] Skip if Data Memory is zero with data movement to ACC 1note None
SZ [m].i Skip if bit i of Data Memory is zero 1Note None
SNZ [m].i Skip if bit i of Data Memory is not zero 1Note None
SIZ [m] Skip if increment Data Memory is zero 1Note None
SDZ [m] Skip if decrement Data Memory is zero 1Note None
SIZA [m] Skip if increment Data Memory is zero with result in ACC 1Note None
SDZA [m] Skip if decrement Data Memory is zero with result in ACC 1Note None
CALL addr Subroutine call 2 None
RET Return from subroutine 2 None
RET A,x Return from subroutine and load immediate data to ACC 2 None
RETI Return from interrupt 2 None
Table Read
TABRDC [m] Read table (current page) to TBLH and Data Memory 2Note None
TABRDL [m] Read table (last page) to TBLH and Data Memory 2Note None
Miscellaneous
NOP No operation 1 None
CLR [m] Clear Data Memory 1Note None
SET [m] Set Data Memory 1Note None
CLR WDT Clear Watchdog Timer 1 TO, PDF
CLR WDT1 Pre-clear Watchdog Timer 1 TO, PDF
CLR WDT2 Pre-clear Watchdog Timer 1 TO, PDF
SWAP [m] Swap nibbles of Data Memory 1Note None
SWAPA [m] Swap nibbles of Data Memory with result in ACC 1 None
HALT Enter power down mode 1 TO, PDF
Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required,
if no skip takes place only one cycle is required.
2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
3. For the ²CLR WDT1² and ²CLR WDT2² instructions the TO and PDF flags may be affected by
the execution status. The TO and PDF flags are cleared after both ²CLR WDT1² and
²CLR WDT2² instructions are consecutively executed. Otherwise the TO and PDF flags
remain unchanged.
Rev. 1.10 69 June 9, 2009

HT46R064/065/066/0662/067
Instruction Definition
ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added. The
result is stored in the Accumulator.
Operation ACC ¬ ACC + [m] + C
Affected flag(s) OV, Z, AC, C
ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added. The
result is stored in the specified Data Memory.
Operation [m] ¬ ACC + [m] + C
ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added. The result is
stored in the Accumulator.
Operation ACC ¬ ACC + [m]
ADD A,x Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added. The result is
stored in the Accumulator.
Operation ACC ¬ ACC + x
ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added. The result is
stored in the specified Data Memory.
Operation [m] ¬ ACC + [m]
AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND op-
eration. The result is stored in the Accumulator.
Operation ACC ¬ ACC ²AND² [m]
Affected flag(s) Z
AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical AND
operation. The result is stored in the Accumulator.
Operation ACC ¬ ACC ²AND² x
Affected flag(s) Z
ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND op-
eration. The result is stored in the Data Memory.
Operation [m] ¬ ACC ²AND² [m]
Affected flag(s) Z
Rev. 1.10 70 June 9, 2009

HT46R064/065/066/0662/067
CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then in-
crements by 1 to obtain the address of the next instruction which is then pushed onto the
stack. The specified address is then loaded and the program continues execution from this
new address. As this instruction requires an additional operation, it is a two cycle instruc-
tion.
Operation Stack ¬ Program Counter + 1
Program Counter ¬ addr
Affected flag(s) None
CLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.
Operation [m] ¬ 00H
CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.
Operation [m].i ¬ 0
CLR WDT Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.
Operation WDT cleared
TO ¬ 0
PDF ¬ 0
Affected flag(s) TO, PDF
CLR WDT1 Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc-
tion with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Re-
petitively executing this instruction without alternately executing CLR WDT2 will have no
effect.
TO ¬ 0
PDF ¬ 0
CLR WDT2 Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc-
tion with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Re-
petitively executing this instruction without alternately executing CLR WDT1 will have no
effect.
TO ¬ 0
PDF ¬ 0
Rev. 1.10 71 June 9, 2009

HT46R064/065/066/0662/067
CPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1¢s complement). Bits
which previously contained a 1 are changed to 0 and vice versa.
Operation [m] ¬ [m]
Affected flag(s) Z
CPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1¢s complement). Bits
which previously contained a 1 are changed to 0 and vice versa. The complemented result
is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation ACC ¬ [m]
Affected flag(s) Z
DAA [m] Decimal-Adjust ACC for addition with result in Data Memory
Description Convert the contents of the Accumulator value to a BCD ( Binary Coded Decimal) value re-
sulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or
if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble
remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of
6 will be added to the high nibble. Essentially, the decimal conversion is performed by add-
ing 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C
flag may be affected by this instruction which indicates that if the original BCD sum is
greater than 100, it allows multiple precision decimal addition.
Operation [m] ¬ ACC + 00H or
[m] ¬ ACC + 06H or
[m] ¬ ACC + 60H or
[m] ¬ ACC + 66H
Affected flag(s) C
DEC [m] Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.
Operation [m] ¬ [m] - 1
Affected flag(s) Z
DECA [m] Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the Accu-
mulator. The contents of the Data Memory remain unchanged.
Operation ACC ¬ [m] - 1
Affected flag(s) Z
HALT Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents
of the Data Memory and registers are retained. The WDT and prescaler are cleared. The
power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation TO ¬ 0
PDF ¬ 1
Rev. 1.10 72 June 9, 2009

HT46R064/065/066/0662/067
INC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.
Operation [m] ¬ [m] + 1
Affected flag(s) Z
INCA [m] Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumu-
lator. The contents of the Data Memory remain unchanged.
Operation ACC ¬ [m] + 1
Affected flag(s) Z
JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program
execution then continues from this new address. As this requires the insertion of a dummy
instruction while the new address is loaded, it is a two cycle instruction.
Operation Program Counter ¬ addr
MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.
MOV A,x Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.
Operation ACC ¬ x
MOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.
Operation [m] ¬ ACC
NOP No operation
Description No operation is performed. Execution continues with the next instruction.
Operation No operation
OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical OR oper-
ation. The result is stored in the Accumulator.
Operation ACC ¬ ACC ²OR² [m]
Affected flag(s) Z
Rev. 1.10 73 June 9, 2009

HT46R064/065/066/0662/067
OR A,x Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR op-
Operation ACC ¬ ACC ²OR² x
Affected flag(s) Z
ORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR oper-
ation. The result is stored in the Data Memory.
Operation [m] ¬ ACC ²OR² [m]
Affected flag(s) Z
RET Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the re-
stored address.
Operation Program Counter ¬ Stack
RET A,x Return from subroutine and load immediate data to ACC
Description The Program Counter is restored from the stack and the Accumulator loaded with the
specified immediate data. Program execution continues at the restored address.
ACC ¬ x
RETI Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by set-
ting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending
when the RETI instruction is executed, the pending Interrupt routine will be processed be-
fore returning to the main program.
EMI ¬ 1
RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit
0.
Operation [m].(i+1) ¬ [m].i; (i = 0~6)
[m].0 ¬ [m].7
RLA [m] Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit
0. The rotated result is stored in the Accumulator and the contents of the Data Memory re-
main unchanged.
Operation ACC.(i+1) ¬ [m].i; (i = 0~6)
ACC.0 ¬ [m].7
Rev. 1.10 74 June 9, 2009

HT46R064/065/066/0662/067
RLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7
replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation [m].(i+1) ¬ [m].i; (i = 0~6)
[m].0 ¬ C
C ¬ [m].7
Affected flag(s) C
RLCA [m] Rotate Data Memory left through Carry with result in ACC
Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces
the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in
the Accumulator and the contents of the Data Memory remain unchanged.
Operation ACC.(i+1) ¬ [m].i; (i = 0~6)
ACC.0 ¬ C
C ¬ [m].7
Affected flag(s) C
RR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into
bit 7.
Operation [m].i ¬ [m].(i+1); (i = 0~6)
[m].7 ¬ [m].0
RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0 ro-
tated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data
Memory remain unchanged.
Operation ACC.i ¬ [m].(i+1); (i = 0~6)
ACC.7 ¬ [m].0
RRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0
replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation [m].i ¬ [m].(i+1); (i = 0~6)
[m].7 ¬ C
C ¬ [m].0
Affected flag(s) C
RRCA [m] Rotate Data Memory right through Carry with result in ACC
Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 re-
places the Carry bit and the original carry flag is rotated into bit 7. The rotated result is
stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation ACC.i ¬ [m].(i+1); (i = 0~6)
ACC.7 ¬ C
C ¬ [m].0
Affected flag(s) C
Rev. 1.10 75 June 9, 2009

HT46R064/065/066/0662/067
SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are sub-
tracted from the Accumulator. The result is stored in the Accumulator. Note that if the result
of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or
zero, the C flag will be set to 1.
Operation ACC ¬ ACC - [m] - C
SBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory
Description The contents of the specified Data Memory and the complement of the carry flag are sub-
tracted from the Accumulator. The result is stored in the Data Memory. Note that if the re-
sult of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is
positive or zero, the C flag will be set to 1.
Operation [m] ¬ ACC - [m] - C
SDZ [m] Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the
following instruction is skipped. As this requires the insertion of a dummy instruction while
the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program
proceeds with the following instruction.
Operation [m] ¬ [m] - 1
Skip if [m] = 0
SDZA [m] Skip if decrement Data Memory is zero with result in ACC
Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the
following instruction is skipped. The result is stored in the Accumulator but the specified
Data Memory contents remain unchanged. As this requires the insertion of a dummy in-
struction while the next instruction is fetched, it is a two cycle instruction. If the result is not
0, the program proceeds with the following instruction.
Operation ACC ¬ [m] - 1
Skip if ACC = 0
SET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.
Operation [m] ¬ FFH
SET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.
Operation [m].i ¬ 1
Rev. 1.10 76 June 9, 2009

HT46R064/065/066/0662/067
SIZ [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the
following instruction is skipped. As this requires the insertion of a dummy instruction while
the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program
proceeds with the following instruction.
Operation [m] ¬ [m] + 1
Skip if [m] = 0
SIZA [m] Skip if increment Data Memory is zero with result in ACC
Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the
following instruction is skipped. The result is stored in the Accumulator but the specified
Data Memory contents remain unchanged. As this requires the insertion of a dummy in-
struction while the next instruction is fetched, it is a two cycle instruction. If the result is not
0 the program proceeds with the following instruction.
Operation ACC ¬ [m] + 1
Skip if ACC = 0
SNZ [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this re-
quires the insertion of a dummy instruction while the next instruction is fetched, it is a two
cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation Skip if [m].i ¹ 0
SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result
is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will
be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation ACC ¬ ACC - [m]
SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory
Description The specified Data Memory is subtracted from the contents of the Accumulator. The result
is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will
be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation [m] ¬ ACC - [m]
SUB A,x Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumu-
lator. The result is stored in the Accumulator. Note that if the result of subtraction is nega-
tive, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will
be set to 1.
Operation ACC ¬ ACC - x
Rev. 1.10 77 June 9, 2009

HT46R064/065/066/0662/067
SWAP [m] Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation [m].3~[m].0 « [m].7 ~ [m].4
SWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The
result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation ACC.3 ~ ACC.0 ¬ [m].7 ~ [m].4
ACC.7 ~ ACC.4 ¬ [m].3 ~ [m].0
SZ [m] Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As
this requires the insertion of a dummy instruction while the next instruction is fetched, it is a
two cycle instruction. If the result is not 0 the program proceeds with the following instruc-
tion.
Operation Skip if [m] = 0
SZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is
zero, the following instruction is skipped. As this requires the insertion of a dummy instruc-
tion while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the
program proceeds with the following instruction.
Skip if [m] = 0
SZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re-
quires the insertion of a dummy instruction while the next instruction is fetched, it is a two
cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation Skip if [m].i = 0
TABRDC [m] Read table (current page) to TBLH and Data Memory
Description The low byte of the program code (current page) addressed by the table pointer (TBLP) is
moved to the specified Data Memory and the high byte moved to TBLH.
Operation [m] ¬ program code (low byte)
TBLH ¬ program code (high byte)
TABRDL [m] Read table (last page) to TBLH and Data Memory
Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is
moved to the specified Data Memory and the high byte moved to TBLH.
Operation [m] ¬ program code (low byte)
TBLH ¬ program code (high byte)
Rev. 1.10 78 June 9, 2009

HT46R064/065/066/0662/067
XOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR op-
Operation ACC ¬ ACC ²XOR² [m]
Affected flag(s) Z
XORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR op-
eration. The result is stored in the Data Memory.
Operation [m] ¬ ACC ²XOR² [m]
Affected flag(s) Z
XOR A,x Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR
operation. The result is stored in the Accumulator.
Operation ACC ¬ ACC ²XOR² x
Affected flag(s) Z
Rev. 1.10 79 June 9, 2009

HT46R064/065/066/0662/067
Package Information
16-pin DIP (300mil) Outline Dimensions
A A
1 6 9 1 6 9
B B
1 8 1 8
H H
C C
D D
E G I E G I
F F
Fig1. Full Lead Packages Fig2. 1/2 Lead Packages
· MS-001d (see fig1)
Dimensions in mil
Symbol
Min. Nom. Max.
A 780 ¾ 880
B 240 ¾ 280
C 115 ¾ 195
D 115 ¾ 150
E 14 ¾ 22
F 45 ¾ 70
G ¾ 100 ¾
H 300 ¾ 325
I ¾ ¾ 430
Dimensions in mil
Symbol
Min. Nom. Max.
A 735 ¾ 775
B 240 ¾ 280
C 115 ¾ 195
D 115 ¾ 150
E 14 ¾ 22
F 45 ¾ 70
G ¾ 100 ¾
H 300 ¾ 325
I ¾ ¾ 430
Rev. 1.10 80 June 9, 2009

HT46R064/065/066/0662/067
· MO-095a (see fig2)
Dimensions in mil
Symbol
Min. Nom. Max.
A 745 ¾ 785
B 275 ¾ 295
C 120 ¾ 150
D 110 ¾ 150
E 14 ¾ 22
F 45 ¾ 60
G ¾ 100 ¾
H 300 ¾ 325
I ¾ ¾ 430
Rev. 1.10 81 June 9, 2009

HT46R064/065/066/0662/067
16-pin NSOP (150mil) Outline Dimensions
1 6 9
A B
1 8
C '
G
D H
E F a
Dimensions in mil
Symbol
Min. Nom. Max.
A 228 ¾ 244
B 149 ¾ 157
C 14 ¾ 20
C¢ 386 ¾ 394
D 53 ¾ 69
E ¾ 50 ¾
F 4 ¾ 10
G 22 ¾ 28
H 4 ¾ 12
a 0° ¾ 10°
Rev. 1.10 82 June 9, 2009

HT46R064/065/066/0662/067
20-pin DIP (300mil) Outline Dimensions
A A
2 0 1 1 2 0 1 1
B B
1 1 0 1 1 0
H H
C C
D D
E F G I E F G I
Dimensions in mil
Symbol
Min. Nom. Max.
A 980 ¾ 1060
B 240 ¾ 280
C 115 ¾ 195
D 115 ¾ 150
E 14 ¾ 22
F 45 ¾ 70
G ¾ 100 ¾
H 300 ¾ 325
I ¾ ¾ 430
Dimensions in mil
Symbol
Min. Nom. Max.
A 945 ¾ 985
B 275 ¾ 295
C 120 ¾ 150
D 110 ¾ 150
E 14 ¾ 22
F 45 ¾ 60
G ¾ 100 ¾
H 300 ¾ 325
I ¾ ¾ 430
Rev. 1.10 83 June 9, 2009

HT46R064/065/066/0662/067
20-pin SOP (300mil) Outline Dimensions
2 0 1 1
A B
1 1 0
C '
G
D H
E F a
· MS-013
Dimensions in mil
Symbol
Min. Nom. Max.
A 393 ¾ 419
B 256 ¾ 300
C 12 ¾ 20
C¢ 496 ¾ 512
D ¾ ¾ 104
E ¾ 50 ¾
F 4 ¾ 12
G 16 ¾ 50
H 8 ¾ 13
a 0° ¾ 8°
Rev. 1.10 84 June 9, 2009

HT46R064/065/066/0662/067
20-pin SSOP (150mil) Outline Dimensions
2 0 1 1
A B
1 1 0
C '
G
D H
E F a
Dimensions in mil
Symbol
Min. Nom. Max.
A 228 ¾ 244
B 150 ¾ 158
C 8 ¾ 12
C¢ 335 ¾ 347
D 49 ¾ 65
E ¾ 25 ¾
F 4 ¾ 10
G 15 ¾ 50
H 7 ¾ 10
a 0° ¾ 8°
Rev. 1.10 85 June 9, 2009

HT46R064/065/066/0662/067
24-pin SKDIP (300mil) Outline Dimensions
A A
2 4 1 3 2 4 1 3
B B
1 1 2 1 1 2
H H
C C
D D
E F G I E F G I
Dimensions in mil
Symbol
Min. Nom. Max.
A 1230 ¾ 1280
B 240 ¾ 280
C 115 ¾ 195
D 115 ¾ 150
E 14 ¾ 22
F 45 ¾ 70
G ¾ 100 ¾
H 300 ¾ 325
I ¾ ¾ 430
Dimensions in mil
Symbol
Min. Nom. Max.
A 1160 ¾ 1195
B 240 ¾ 280
C 115 ¾ 195
D 115 ¾ 150
E 14 ¾ 22
F 45 ¾ 70
G ¾ 100 ¾
H 300 ¾ 325
I ¾ ¾ 430
Rev. 1.10 86 June 9, 2009

HT46R064/065/066/0662/067
Dimensions in mil
Symbol
Min. Nom. Max.
A 1145 ¾ 1185
B 275 ¾ 295
C 120 ¾ 150
D 110 ¾ 150
E 14 ¾ 22
F 45 ¾ 60
G ¾ 100 ¾
H 300 ¾ 325
I ¾ ¾ 430
Rev. 1.10 87 June 9, 2009

HT46R064/065/066/0662/067
2 4 1 3
A B
1 1 2
C '
G
D H
E F a
· MS-013
Dimensions in mil
Symbol
Min. Nom. Max.
A 393 ¾ 419
B 256 ¾ 300
C 12 ¾ 20
C¢ 598 ¾ 613
D ¾ ¾ 104
E ¾ 50 ¾
F 4 ¾ 12
G 16 ¾ 50
H 8 ¾ 13
a 0° ¾ 8°
Rev. 1.10 88 June 9, 2009

HT46R064/065/066/0662/067
2 4 1 3
A B
1 1 2
C '
G
D H
E F a
Dimensions in mil
Symbol
Min. Nom. Max.
A 228 ¾ 244
B 150 ¾ 157
C 8 ¾ 12
C¢ 335 ¾ 346
D 54 ¾ 60
E ¾ 25 ¾
F 4 ¾ 10
G 22 ¾ 28
H 7 ¾ 10
a 0° ¾ 8°
Rev. 1.10 89 June 9, 2009

HT46R064/065/066/0662/067
28-pin SKDIP (300mil) Outline Dimensions
2 8 1 5
B
1 1 4
D
I
E F G
Dimensions in mil
Symbol
Min. Nom. Max.
A 1375 ¾ 1395
B 278 ¾ 298
C 125 ¾ 135
D 125 ¾ 145
E 16 ¾ 20
F 50 ¾ 70
G ¾ 100 ¾
H 295 ¾ 315
I ¾ ¾ 375
Rev. 1.10 90 June 9, 2009

HT46R064/065/066/0662/067
2 8 1 5
A B
1 1 4
C '
G
D H
E F a
· MS-013
Dimensions in mil
Symbol
Min. Nom. Max.
A 393 ¾ 419
B 256 ¾ 300
C 12 ¾ 20
C¢ 697 ¾ 713
D ¾ ¾ 104
E ¾ 50 ¾
F 4 ¾ 12
G 16 ¾ 50
H 8 ¾ 13
a 0° ¾ 8°
Rev. 1.10 91 June 9, 2009

HT46R064/065/066/0662/067
2 8 1 5
A B
1 1 4
C '
G
D H
a
E F
Dimensions in mil
Symbol
Min. Nom. Max.
A 228 ¾ 244
B 150 ¾ 157
C 8 ¾ 12
C¢ 386 ¾ 394
D 54 ¾ 60
E ¾ 25 ¾
F 4 ¾ 10
G 22 ¾ 28
H 7 ¾ 10
a 0° ¾ 8°
Rev. 1.10 92 June 9, 2009

HT46R064/065/066/0662/067
44-pin QFP (10mm´10mm) Outline Dimensions
C H
D G
3 3 2 3
3 4 2 2
L
F
A B
4 4 1 2
K a
J
1 1 1
Dimensions in mm
Symbol
Min. Nom. Max.
A 13.00 ¾ 13.40
B 9.90 ¾ 10.10
C 13.00 ¾ 13.40
D 9.90 ¾ 10.10
E ¾ 0.80 ¾
F ¾ 0.30 ¾
G 1.90 ¾ 2.20
H ¾ ¾ 2.70
I 0.25 ¾ 0.50
J 0.73 ¾ 0.93
K 0.10 ¾ 0.20
L ¾ 0.10 ¾
a 0° ¾ 7°
Rev. 1.10 93 June 9, 2009

HT46R064/065/066/0662/067
Product Tape and Reel Specifications

Reel Dimensions
D
T 2
A B C
T 1
SOP 16N (150mil)
Symbol Description Dimensions in mm

A Reel Outer Diameter 330.0±1.0
B Reel Inner Diameter 100.0±1.5
+0.5/-0.2
C Spindle Hole Diameter 13.0
D Key Slit Width 2.0±0.5
+0.3/-0.2
T1 Space Between Flange 16.8
T2 Reel Thickness 22.2±0.2
SOP 20W, SOP 24W, SOP 28W (300mil)

+0.5/-0.2
+0.3/-0.2
SSOP 20S (150mil), SSOP 24S (150mil), SSOP 28S (150mil)

+0.5/-0.2
+0.3/-0.2
Rev. 1.10 94 June 9, 2009

HT46R064/065/066/0662/067
Carrier Tape Dimensions

P 0 P 1
D t
F
W
B 0
C
D 1 P
K 0
A 0
R e e l H o le
IC p a c k a g e p in 1 a n d th e r e e l h o le s
a r e lo c a te d o n th e s a m e s id e .
SOP 16N (150mil)

W Carrier Tape Width 16.0±0.3
P Cavity Pitch 8.0±0.1
E Perforation Position 1.75±0.1
F Cavity to Perforation (Width Direction) 7.5±0.1
+0.10/-0.00
D Perforation Diameter 1.55
+0.25/-0.00
D1 Cavity Hole Diameter 1.50
P0 Perforation Pitch 4.0±0.1
P1 Cavity to Perforation (Length Direction) 2.0±0.1
A0 Cavity Length 6.5±0.1
B0 Cavity Width 10.3±0.1
K0 Cavity Depth 2.1±0.1
t Carrier Tape Thickness 0.30±0.05
C Cover Tape Width 13.3±0.1
SOP 20W

+0.3/-0.1
W Carrier Tape Width 24.0
+0.1/-0.0
+0.25/-0.00
Rev. 1.10 95 June 9, 2009

HT46R064/065/066/0662/067
SOP 24W

+0.10/-0.00
+0.25/-0.00
SOP 28W (300mil)

+0.1/-0.0
+0.25/-0.00
Rev. 1.10 96 June 9, 2009

HT46R064/065/066/0662/067
SSOP 20S (150mil)

+0.3/-0.1

+0.1/-0.0
+0.25/-0.00
SSOP 24S (150mil)

+0.3/-0.1

+0.1/-0.0
+0.25/-0.00
Rev. 1.10 97 June 9, 2009

HT46R064/065/066/0662/067
SSOP 28S (150mil)

+0.10/-0.00
+0.25/-0.00
Rev. 1.10 98 June 9, 2009

HT46R064/065/066/0662/067
Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan
Tel: 886-3-563-1999
Fax: 886-3-563-1189
http://www.holtek.com.tw
Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan
Tel: 886-2-2655-7070
Fax: 886-2-2655-7373
Fax: 886-2-2655-7383 (International sales hotline)
Holtek Semiconductor Inc. (Shanghai Sales Office)

G Room, 3 Floor, No.1 Building, No.2016 Yi-Shan Road, Minhang District, Shanghai, China 201103
Tel: 86-21-5422-4590
Fax: 86-21-5422-4705
http://www.holtek.com.cn
Holtek Semiconductor Inc. (Shenzhen Sales Office)

5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057
Tel: 86-755-8616-9908, 86-755-8616-9308
Fax: 86-755-8616-9722
Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031
Tel: 86-10-6641-0030, 86-10-6641-7751, 86-10-6641-7752
Fax: 86-10-6641-0125
Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538, USA
Tel: 1-510-252-9880
Fax: 1-510-252-9885
http://www.holtek.com
Copyright Ó 2009 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek as-
sumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used
solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable
without further modification, nor recommends the use of its products for application that may present a risk to human life
due to malfunction or otherwise. Holtek¢s products are not authorized for use as critical components in life support devices
or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information,
please visit our web site at http://www.holtek.com.tw.
Rev. 1.10 99 June 9, 2009

Integrado de Plancha Remington

Uploaded by

Copyright:

Available Formats

Integrado de Plancha Remington

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Integrado de Plancha Remington

Uploaded by

Copyright:

Available Formats

HT46R064/065/066/0662/067

Enhanced A/D Type 8-Bit OTP MCU

Rev. 1.10 1 June 9, 2009

Rev. 1.10 2 June 9, 2009

Rev. 1.10 3 June 9, 2009

Note: Bracketed pin names indicate non-default pinout remapping locations.

Rev. 1.10 4 June 9, 2009

Pin Name Function OPT I/T O/T Description

AN1 ADCR AN ¾ A/D channel 1

AN2 ADCR AN ¾ A/D channel 2

AN3 ADCR AN ¾ A/D channel 3

VSS VSS ¾ PWR ¾ Ground

Note: I/T: Input type; O/T: Output type

Rev. 1.10 5 June 9, 2009

Pin Name Function OPT I/T O/T Description

Note: I/T: Input type; O/T: Output type

Rev. 1.10 6 June 9, 2009

Pin Name Function OPT I/T O/T Description

AN1 ADCR AN ¾ A/D channel 1

AN2 ADCR AN ¾ A/D channel 2

AN3 ADCR AN ¾ A/D channel 3

PWM0 CTRL0 ¾ CMOS PWM output

PB3/[PFD]/SCOM3 PFD CTRL0 ¾ CMOS PFD output

SCOM3 SCOMC ¾ SCOM Software controlled 1/2 bias LCD COM

Rev. 1.10 7 June 9, 2009

Pin Name Function OPT I/T O/T Description

VSS VSS ¾ PWR ¾ Ground

Note: I/T: Input type; O/T: Output type

Pin Name Function OPT I/T O/T Description

Rev. 1.10 8 June 9, 2009

Pin Name Function OPT I/T O/T Description

Note: I/T: Input type; O/T: Output type

Rev. 1.10 9 June 9, 2009

Absolute Maximum Ratings

D.C. Characteristics Ta=25°C

Operating Current 3V ¾ 0.8 1.2 mA

Operating Current 3V ¾ 1.4 2.1 mA

Rev. 1.10 10 June 9, 2009

I/O Port Sink Current 3V 4 8 ¾ mA

A.C. Characteristics Ta=25°C

Rev. 1.10 11 June 9, 2009

ADC Characteristics Ta=25°C

Additional Power Consumption 3V ¾ 0.5 0.75 mA

Rev. 1.10 12 June 9, 2009

Power-on Reset Characteristics

Rev. 1.10 13 June 9, 2009

Clocking and Pipelining

System Clocking and Pipelining

Rev. 1.10 14 June 9, 2009

Program Counter terrupt acknowledge signal, the contents of the Program

Program Counter HT46R067 8

Rev. 1.10 15 June 9, 2009

Program Memory Structure

Rev. 1.10 16 June 9, 2009

Look-up Table Table Program Example

D a ta ommended that simultaneous use of the table read

Table Location Bits

Note: PC12~PC8: Current Program Counter bits

Rev. 1.10 17 June 9, 2009