NCP1606

Cost Effective Power Factor

Controller
The NCP1606 is an active power factor controller specifically
designed for use as a pre−converter in electronic ballasts, ac−dc
adapters and other medium power off line converters (typically up to
300 W). It embeds a Critical Conduction Mode (CRM) scheme that http://onsemi.com
substantially exhibits unity power factor across a wide range of input
MARKING
voltages and power levels. Housed in a DIP8 or SOIC−8 package, the
8 DIAGRAMS
NCP1606 minimizes the number of external components. Its
1 8
integration of comprehensive safety protection features makes it an
excellent driver for rugged PFC stages. SO−8 1606x
D SUFFIX ALYW
General Features CASE 751 G
1
• “Unity” Power Factor
• No Need for Input Voltage Sensing
• Latching PWM for Cycle by Cycle On Time Control (Voltage Mode) 8 NCP1606x
AWL
• High Precision Voltage Reference (±1.6% over temperature ranges) 1 YYWWG
DIP−8
• Very Low Startup Current Consumption (≤ 40 mA)
P SUFFIX
• Low Typical Operating Current (2.1 mA) CASE 626
• −500 mA / +800 mA Totem Pole Gate Driver x = A or B
• Undervoltage Lockout with Hysteresis A = Assembly Location
L, WL = Wafer Lot
• Pin to Pin Compatible with Industry Standards Y, YY = Year
W, WW = Work Week
Safety Features G or G = Pb−Free Package
• Programmable Overvoltage Protection
• Protection against Open Loop (Undervoltage Protection) PIN CONNECTION
• Accurate and Programmable On Time Limitation Feedback VCC
• Overcurrent Limitation Control Drive
Ct Ground
Typical Applications CS ZCD/STDWN
(Top View)
• Electronic Light Ballast
• AC Adapters, TVs, Monitors ORDERING INFORMATION
• All Off Line Appliances Requiring Power Factor Correction See detailed ordering and shipping information in the package
dimensions section on page 20 of this data sheet.
LBOOST
VOUT
DBOOST

LOAD
RZCD (Ballast,
VCC SMPS, etc.)
+ ROUT1 NCP1606
Cin 1 8 +
EMI FB V CBULK
CC
AC Line 2 7
Filter Ccomp Ctrl DRV
3 6
ROUT2 Ct GND
4 5
CS ZCD
Ct

RSENSE

Figure 1. Typical Application

© Semiconductor Components Industries, LLC, 2010 1 Publication Order Number:

June, 2010 − Rev. 8 NCP1606/D
 NCP1606

VCC

Shutdown
VOUT
nPOK VCC
− UVP
+ UVLO VDD
+ ESD +
CBULK ROUT1 −
300 + VDDGD
mV
(Enable EA) VDD Reg
FB E/A − Dynamic OVP
ESD + Isink>Iovp
ROUT2 Measure
DBOOST uVDD
+ IEAsink Fault
2.5 V VDD
Static OVP
VEAL
CCOMP Enable Clamp Static OVP is triggered
VCONTROL when clamp is activated.
Control ESD VEAH
Clamp
AC IN LBOOST nPOK
VDD
PWM
Ct 270 mA Add VEAL −
Offset +
ESD
Ct
SQ
DRV
+ OCP R Q
LEB
CS −
ESD + VCC
RSENSE VCS(limit) UVLO
Demag
+ DRV
VDD S Q S Q
−
+ 2.1 V
VCL(NEG) RQ
+ RQ
Active VddGD
−
Clamp +
Off Timer
1.6 V uVDD
ZCD Reset S Q
−
RZCD + Shutdown RQ GND
+
200 mV
VCL(POS) S Q POK
uVDD
Clamp
RQ nPOK

*All SR Latches are Reset Dominant

*All values shown are typical only. Refer to the “Electrical Characteristics”
for complete specifications.

Figure 2. Block Diagram

http://onsemi.com
2
 NCP1606

PIN FUNCTION DESCRIPTION

Pin Number Name Function
1 Feedback (FB) The FB pin makes available the inverting input of the internal error amplifier. A simple resistor divider
scales and delivers the output voltage to the FB pin to maintain regulation. The feedback information
is also used for the programmable overvoltage and undervoltage protections.
2 Control The regulation block output is available on this pin. A compensation network is placed between FB
and Control to set the loop bandwidth low enough to yield a high power factor ratio and a low THD.

3 Ct The Ct pin sources a 270 mA current to charge an external timing capacitor. The circuit controls the power
switch on time by comparing the Ct voltage to an internal voltage derived from the regulation block.

4 Current Sense This pin limits the pulse by pulse current through the switch MOSFET when connected as show in
(CS) Figure 1. When the voltage exceeds 1.7 V (A version) or 0.5 V (B version), the drive turns off. The
maximum switch current can be adjusted by changing the sense resistor.
5 Zero Current The voltage of an auxiliary winding should be applied to this pin to detect the moment when the coil is
Detection (ZCD) demagnetized for critical conduction mode operation. Ground ZCD to shutdown the part.
6 Ground (GND) Connect this pin to the pre−converter ground.
7 Drive (DRV) The powerful integrated driver is suitable to effectively switch a high gate charge power MOSFET.
8 VCC This pin is the positive supply of the IC. The circuit starts to operate when VCC exceeds 12 V (typ)
and turns off when VCC goes below 9.5 V (typ). After startup, the operating range is 10.3 V to 20 V.

MAXIMUM RATINGS
Rating Symbol Value Unit
Supply Voltage VCC −0.3 to 20 V
Supply Current ICC ±20 mA
DRV Voltage VDRV −0.3 to 20 V
DRV Current IDRV −800 to 500 mA
FB Voltage VFB −0.3 to 10 V
FB Current IFB ±10 mA
Control Voltage VControl −0.3 to 10 V
Control Current IControl −2 to 10 mA
Ct Voltage VCt −0.3 to 6 V
Ct Current ICt ±10 mA
CS Voltage VCS −0.3 to 6 V
CS Current ICS ±10 mA
ZCD Voltage VZCD −0.3 to 10 V
ZCD Current IZCD ±10 mA
Power Dissipation and Thermal Characteristics
P suffix, Plastic Package, Case 626
Maximum Power Dissipation @ TA = 70°C PD(DIP) 800 mW
Thermal Resistance Junction−to−Air RqJA(DIP) 100 °C/W
D suffix, Plastic Package, Case 751
Maximum Power Dissipation @ TA = 70°C PD(SO) 450 mW
Thermal Resistance Junction−to−Air RqJA(SO) 178 °C/W
Operating Junction Temperature Range TJ −40 to +125 °C
Maximum Junction Temperature TJ(MAX) 150 °C
Storage Temperature Range TSTG −65 to 150 °C
Lead Temperature (Soldering, 10 s) TL 300 °C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. This device series contains ESD protection and exceeds the following tests:
Pins 1−6, 8: Human Body Model 2000 V per JEDEC Standard JESD22−A114E,
Machine Model Method 200 V per JEDEC Standard JESD22−A115−A
Pin 7: Human Body Model 2000 V per JEDEC Standard JESD22−A114E,
Machine Model Method 180 V per JEDEC Standard JESD22−A115−A
2. This device contains latch−up protection and exceeds ±100 mA per JEDEC Standard JESD78.

http://onsemi.com
3
 NCP1606

ELECTRICAL CHARACTERISTICS
(Unless otherwise specified: For typical values, TJ = 25°C. For min/max values, TJ = −40°C to +125°C, VCC = 12 V, FB = 2.4 V, CDRV =
1 nF, Ct = 1 nF, CS = 0 V, Control = open, ZCD = open)
Symbol Rating Min Typ Max Unit
VCC UNDERVOLTAGE LOCKOUT SECTION
VCC(on) VCC Startup Threshold (Undervoltage Lockout Threshold, Vcc rising) V
−25°C < TJ < +125°C 11.0 12.0 13.0
−40°C < TJ < +125°C 10.9 12.0 13.1
VCC(off) VCC Disable Voltage after Turn On (Undervoltage Lockout Threshold, VCC falling) V
−25°C < TJ < +125°C 8.7 9.5 10.3
−40°C < TJ < +125°C 8.5 9.5 10.5
HUVLO Undervoltage Lockout Hysteresis 2.2 2.5 2.8 V
DEVICE CONSUMPTION
ICC(startup) Icc consumption during startup: 0 V < VCC < VCC(on) − 200 mV − 20 40 mA
ICC1 Icc consumption after turn on at VCC = 12 V, No Load, 70 kHz switching − 1.4 2.0 mA
ICC2 Icc consumption after turn on at VCC = 12 V, 1 nF Load, 70 kHz switching − 2.1 3 mA
ICC(fault) Icc consumption after turn on at VCC = 12 V, 1 nF Load, no switching − 1.2 1.6 mA
(such as during OVP fault, UVP fault, or grounding ZCD)

REGULATION BLOCK (ERROR AMPLIFIER)

VREF Voltage Reference @ TJ = 25 °C 2.475 2.50 2.525 V
−25°C < TJ < +125°C 2.465 2.50 2.535
−40°C < TJ < +125°C 2.460 2.50 2.540
VREF(line) Vref Line Regulation from VCC(on) + 200 mV < VCC < 20 V, @ TJ = 25°C −2 − 2 mV
IEA Error Amplifier Current Capability:: (Note 3) mA
Sink (Control = 4 V, VFB = 2.6 V): 8.0 17 30
Source (Control = 4 V, VFB = 2.4 V): −20 −6.0 −2
GOL Open Loop, Error Amplifier Gain (Note 4) − 80 − dB
BW Unity Gain Bandwidth (Note 4) − 1 − MHz
IFB FB Bias Current @ VFB = 3 V −500 − 500 nA
IControl Control Pin Bias Current @ FB = 0 V and Control = 4.0 V. −1 − 1 mA
VEAH VCONTROL @ IEASOURCE = 0.5 mA, VFB = 2.4 V 4.9 5.3 5.7 V
VEAL VCONTROL @ IEASINK = 0.5 mA, VFB = 2.6 V 1.85 2.1 2.4 V
VEA(diff) VEA(diff) = VEAH − VEAL. Difference between max and min Control voltages 3.0 3.2 3.4 V
CURRENT SENSE BLOCK
VCS(limit) Overcurrent Protection Threshold: V
NCP1606A 1.6 1.7 1.8
NCP1606B 0.45 0.5 0.55
tLEB Leading Edge Blanking duration 150 250 350 ns
tCS Overcurrent protection propagation delay. 40 100 170 ns
ICS CS bias current @ VCS = 2 V −1 − 1 mA
ZERO CURRENT DETECTION
VZCDH Zero Current Detection Threshold (VZCD rising) 1.9 2.1 2.3 V
VZCDL Zero Current Detection Threshold (VZCD falling) 1.45 1.6 1.75 V
VZCD(HYS) VZCDH − VZCDL 300 500 800 mV
IZCD Maximum ZCD bias Current @ VZCD = 5 V −2 − +2 mA
VCL(POS) Upper Clamp Voltage @ IZCD = 2.5 mA 5 5.7 6.5 V
ICL(POS) Current Capability of the Positive Clamp at VZCD = VCL(POS) + 200 mV: 5.0 8.5 − mA
3. Parameter values are valid for transient conditions only.
4. Parameter characterized and guaranteed by design, but not tested in production.

http://onsemi.com
4
 NCP1606

ELECTRICAL CHARACTERISTICS
(Unless otherwise specified: For typical values, TJ = 25°C. For min/max values, TJ = −40°C to +125°C, VCC = 12 V, FB = 2.4 V, CDRV =
1 nF, Ct = 1 nF, CS = 0 V, Control = open, ZCD = open)
Symbol Rating Min Typ Max Unit
VCL(NEG) Negative Active Clamp Voltage @ IZCD = −2.5 mA 0.45 0.6 0.75 V
ICL(NEG) Current Capability of the Negative Active Clamp:
in normal mode (VZCD = 300 mV) 2.5 3.7 5.0 mA
in shutdown mode (VZCD = 100 mV) 35 70 100 mA
VSDL Shutdown Threshold (VZCD falling) 150 200 250 mV
VSDH Enable Threshold (VZCD rising) − 290 350 mV
VSDHYS Shutdown Comparator Hysteresis − 90 − mV
tZCD Zero current detection propagation delay − 100 170 ns
tSYNC Minimum detectable ZCD pulse width − 70 − ns
tSTART Drive off restart timer 75 180 300 ms
RAMP CONTROL
ICHARGE Charge Current (VCT = 0 V) −25°C < TJ < +125°C 243 270 297 mA
−40°C < TJ < +125°C 235 270 297

tCT(discharge) Time to discharge a 1 nF Ct capacitor from VCT = 3.4 V to 100 mV. − − 100 ns
VCTMAX Maximum Ct level before DRV switches off −25°C < TJ < +125°C 2.9 3.2 3.3 V
−40°C < TJ < +125°C 2.9 3.2 3.4

tPWM Propagation delay of the PWM comparator − 150 220 ns

OVER AND UNDERVOLTAGE PROTECTION
IOVP Dynamic overvoltage protection (OVP) triggering current: mA
NCP1606A 34 40 45
NCP1606B @ TJ = 25°C 9.0 10.4 11.8
NCP1606B @ TJ = −40°C to +125°C 8.7 − 12.1

IOVP(HYS) Hysteresis of the dynamic OVP current before the OVP latch is released: mA
NCP1606A − 30 −
NCP1606B − 8.5 −
VOVP Static OVP Threshold Voltage VEAL + V
100 mV

VUVP Undervoltage protection (UVP) threshold voltage 0.25 0.3 0.4 V

GATE DRIVE SECTION
Gate Drive Resistance: W
ROH ROH @ ISOURCE = 100 mA − 12 18
ROH @ ISOURCE = 20 mA − 12 18
ROL ROL @ ISINK = 100 mA − 6 10
ROL @ ISINK = 20 mA − 6 10
trise Drive voltage rise time from 10% VCC to 90% VCC with CDRV = 1 nF and VCC = 12 V. − 30 80 ns
tfall Drive voltage fall time from 90% VCC to 10% VCC with CDRV = 1 nF and VCC = 12 V. − 25 70 ns
VOUT(start) Driver output voltage at VCC = VCC(on) − 200 mV and Isink = 10 mA − − 0.2 V
3. Parameter values are valid for transient conditions only.
4. Parameter characterized and guaranteed by design, but not tested in production.

http://onsemi.com
5
 NCP1606

TYPICAL CHARACTERISTICS

274 14
OSCILLATOR CHARGE CURRENT (mA)

272 12
Ct = 1 nF
270 10

ON TIME (ms)
268 8

266 6

264 4

262 2

260 0
−50 −25 0 25 50 75 100 125 150 0 1 2 3 4 5 6
TEMPERATURE (°C) VCONTROL (V)
Figure 3. Oscillator Charge Current (ICHARGE) Figure 4. Typical On Time (TON) vs. VCONTROL
vs. Temperature Level

3.30 170

3.25 PWM PROPAGATION DELAY (ns)

MAXIMUM Ct LEVEL (V)

160
3.20

3.15 150

3.10
140
3.05

3.00 130
−50 −25 0 25 50 75 100 125 150 −50 −25 0 25 50 75 100 125 150
TEMPERATURE (°C) TEMPERATURE (°C)
Figure 5. Maximum Ct Level (VCTMAX) vs. Figure 6. PWM Comparator Propagation Delay
Temperature (tPWM) vs. Temperature
2.505 100 200

2.500 80 160
REFERENCE VOLTAGE (V)

GAIN
2.495
60 120
GAIN (dB)

PHASE
PHASE (°)
2.490
40 80
2.485
20 40
2.480

2.475 0 0

2.470 −20 −40

−50 −25 0 25 50 75 100 125 150 10E+0 100E+0 1E+3 10E+3 100E+3 1E+6 10E+6
TEMPERATURE (°C) FREQUENCY (Hz)
Figure 7. Reference Voltage (VREF) vs. Figure 8. Error Amplifier Open Loop Gain (GOL)
Temperature and Phase

http://onsemi.com
6
 NCP1606

TYPICAL CHARACTERISTICS

45 12

DYNAMIC OVP CURRENT (mA)

DYNAMIC OVP CURRENT (mA)

40 IOVP 11
IOVP

35 10

30 9
IOVP(HYS) IOVP(HYS)

25 8

20 7
−50 −25 0 25 50 75 100 125 150 −50 −25 0 25 50 75 100 125 150
TEMPERATURE (°C) TEMPERATURE (°C)
Figure 9. Overvoltage Activation Current vs. Figure 10. Overvoltage Activation Current vs.
Temperature for the A Version Temperature for the B Version

2.20 24
SWITCHING SUPPLY CURRENT (ICC2) (mA)

2.15 22
STARTUP CURRENT (mA)

20
2.10
18
2.05
16
2.00
14

1.95 12

1.90 10
−50 −25 0 25 50 75 100 125 150 −50 −25 0 25 50 75 100 125 150
TEMPERATURE (°C) TEMPERATURE (°C)
Figure 11. Supply Current (ICC2) vs. Figure 12. Startup Current ICC(startup) vs.
Temperature Temperature

13 200

VCC(on)
12
SUPPLY VOLTAGE (V)

190
RESTART TIMER (ms)

11
180
10 VCC(off)

170
9

8 160
−50 −25 0 25 50 75 100 125 150 −50 −25 0 25 50 75 100 125 150
TEMPERATURE (°C) TEMPERATURE (°C)
Figure 13. Supply Voltage Thresholds vs. Figure 14. Restart Timer (tSTART) vs.
Temperature Temperature

http://onsemi.com
7
 NCP1606

TYPICAL CHARACTERISTICS
18 280
OUTPUT DRIVE RESISTANCE (W)

16

LEB FILTER DURATION (ns)

14
ROH 270
12
10
260
8
ROL
6
250
4
2
0 240
−50 −25 0 25 50 75 100 125 150 −50 −25 0 25 50 75 100 125 150
TEMPERATURE (°C) TEMPERATURE (°C)
Figure 15. Output Gate Drive Resistance (ROH Figure 16. LEB Duration (tLEB) vs. Temperature
and ROL) at 100 mA vs. Temperature
A VERSION OVERCURRENT THRESHOLD (V)

B VERSION OVERCURRENT THRESHOLD (V)

1.710 0.520

1.705 0.515
A
1.700 0.510

1.695 0.505
B
1.690 0.500

1.685 0.495

1.680 0.490

1.675 0.485
1.670 0.480
−50 −25 0 25 50 75 100 125 150
TEMPERATURE (°C)
Figure 17. Overcurrent Threshold VCS(limit) vs.
Temperature

0.320 0.35

0.315
SHUTDOWN THRESHOLD (V)

0.310 0.30
UVP THRESHOLD (V)

VSDH

0.305

0.300 0.25

0.295
VSDL
0.290 0.20

0.285
0.280 0.15
−50 −25 0 25 50 75 100 125 150 −50 −25 0 25 50 75 100 125 150
TEMPERATURE (°C) TEMPERATURE (°C)
Figure 18. Undervoltage Protection Threshold Figure 19. Shutdown Thresholds vs.
(VUVP) vs. Temperature Temperature

http://onsemi.com
8
 NCP1606

Introduction NCP1606B uses a lower overcurrent threshold, which

The NCP1606 is a voltage mode power factor correction can further reduce the application’s power dissipation.
(PFC) controller designed to drive cost effective An integrated LEB filter reduces the chance of noise
pre−converters to meet input line harmonic regulations. prematurely triggering the overcurrent limit.
This controller operates in critical conduction mode • Shutdown Features. The PFC pre−converter can be
(CRM) for optimal performance in applications up to about easily placed in a shutdown mode by grounding either
300 W. Its voltage mode scheme enables it to obtain unity the FB pin or the ZCD pin. During this mode, the ICC
power factor without the need for a line sensing network. current consumption is reduced and the error amplifier
The output voltage is accurately controlled by a high is disabled.
precision error amplifier. The controller also implements a
comprehensive array of safety features for robust designs. Application information
The key features of the NCP1606 are as follows: Most electronic ballasts and switching power supplies
• Constant on time (Voltage Mode) CRM operation. use a diode bridge rectifier and a bulk storage capacitor to
High power factor ratios are easily obtained without produce a dc voltage from the utility ac line (Figure 20).
the need for input voltage sensing. This allows for This DC voltage is then processed by additional circuitry
optimal standby power consumption. to drive the desired output.
• Accurate and Programmable On Time Limitation. The
Rectifiers Converter
NCP1606 using an accurate current source and an
external capacitor to generate the on time. AC
Line
• High Precision Voltage Reference. The error amplifier + Bulk
Load
Storage
reference voltage is guaranteed at 2.5 V ±1.6% over Capacitor
process and temperature. This results in very accurate
output voltages.
• Very Low Startup Consumption. The circuit Figure 20. Typical Circuit without PFC
consumption is reduced to a minimum (< 40 mA)
during the startup phase which allows fast, low loss, This simple rectifying circuit draws power from the line
charging of VCC. The architecture of the NCP1606 when the instantaneous ac voltage exceeds the capacitor
gives a controlled undervoltage lockout level and voltage. Since this occurs near the line voltage peak, the
provides ample VCC hysteresis during startup. resulting current draw is non sinusoidal and contains a very
high harmonic content. This results in a poor power factor
• Powerful Output Driver. A −500 mA / +800 mA totem
(typically < 0.6) and consequently, the apparent input
pole gate driver is used to provide rapid turn on and
power is much higher than the real power delivered to the
turn off times. This translates into improved
load. Additionally, if multiple devices are tied to the same
efficiencies and the ability to drive higher power
input line, the effect is magnified and a “line sag” effect can
MOSFETs. Additionally, a combination of active and
be produced (see Figure 21).
passive circuitry is used to ensure that the driver
output voltage does not float high while VCC is below Vpk
its turn on level.
Rectified DC
• Programmable Overvoltage Protection (OVP). The
0
adjustable OVP feature protects the PFC stage against Line
excessive output overshoots that could damage the Sag
application. These events can typically occur during AC Line Voltage
the startup phase or when the load is abruptly
removed. The NCP1606B gives a lower OVP 0
threshold, which can further reduce the application’s AC Line Current
standby power loss.
• Protection against Open Loop (Undervoltage
Protection). Undervoltage protection (UVP) disables Figure 21. Typical Line Waveforms without PFC
the PFC stage when the output voltage is excessively
low. This also protects the circuit in case of a failure in Increasingly, government regulations and utility
the feedback network: if no voltage is applied to FB requirements necessitate control over the line current
because of a bad connection, UVP is activated and harmonic content. To meet this need, power factor
shuts down the pre−converter. correction is implemented with either a passive or active
• Overcurrent Limitation. The peak current is accurately circuit. Passive circuits usually contain a combination of
limited on a pulse by pulse basis. The level is large capacitors, inductors, and rectifiers that operate at the
adjustable by modifying the switch sense resistor. The ac line frequency. Active circuits incorporate some form of

http://onsemi.com
9
 NCP1606

a high frequency switching converter which regulates the ac line, thus significantly reducing the harmonic current
input current to stay in phase with the input voltage. These content. Because of these advantages, active PFC circuits
circuits operate at a higher frequency and so they are have become the most popular way to meet harmonic
smaller, lighter in weight, and more efficient than a passive content requirements. Generally, they consist of inserting
circuit. With proper control of an active PFC stage, almost a PFC pre−regulator between the rectifier bridge and the
any complex load can be made to appear in phase with the bulk capacitor (Figure 22).
Rectifiers PFC Preconverter Converter

AC Line High
+ + Bulk
Frequency Load
Storage
Bypass NCP1606
Capacitor
Capacitor

Figure 22. Active PFC Pre−Converter with the NCP1606

The boost (or step up) converter is the most popular (DCM) and continuous conduction mode (CCM). In CRM,
topology for active power factor correction. With the the next driver on time is initiated when the boost inductor
proper control, it produces a constant voltage while current reaches zero. CRM operation is an ideal choice for
drawing a sinusoidal current from the line. For medium medium power PFC boost stages because it combines the
power (<300 W) applications, critical conduction mode lower peak currents of CCM operation with the zero current
(also called borderline conduction mode) is the preferred switching of DCM operation. The operation and
control method. Critical conduction mode (CRM) occurs at waveforms in a PFC boost converter are illustrated in
the boundary between discontinuous conduction mode Figure 23.

Diode Bridge Diode Bridge Icoil

Icoil
Vin Vd Vin Vd
+ +
L L
+ + +
IN IN VOUT

− −

The power switch is ON The power switch is OFF

The power switch being about zero, the input voltage The coil current flows through the diode. The coil voltage is (VOUT −
is applied across the coil. The coil current linearly Vin) and the coil current linearly decays with a (VOUT − Vin)/L slope.
increases with a (Vin/L) slope.
Coil
Vin/L (VOUT − Vin)/L Critical Conduction Mode:
Current
Icoil_pk Next current cycle starts as
soon as the core is reset.

Vd
VOUT

Vin
If next cycle does not start
then Vd rings towards Vin

Figure 23. Schematic and Waveforms of an Ideal CRM Boost Converter

http://onsemi.com
10
 NCP1606

When the switch is closed, the inductor current increases Vin(t)

linearly to its peak value. When the switch opens, the Vinpk
inductor current linearly decreases to zero. At this point, ILpk IL(t)
the drain voltage of the switch (Vd) is essentially floating
and begins to drop. If the next switching cycle does not
start, then the voltage will ring with a dampened frequency Iinpk Iin(t)
around Vin. A simple derivation of equations (such as found
in AND8123), leads to the result that good power factor
correction in CRM operation is achieved when the on time
is constant across an ac cycle and is equal to:
ON
2 @ P OUT @ L MOSFET
ton + (eq. 1) OFF
h @ Vac RMS
2

A simple plot of this switching over an ac line cycle is Figure 24. Inductor Waveform During CRM Operation
illustrated in Figure 24. The off time varies based on the
instantaneous line voltage, but the on time is kept constant. ERROR AMPLIFIER REGULATION
This naturally causes the peak inductor current (ILpk) to The NCP1606 is configured to regulate the boost output
follow the ac line voltage. voltage based on its built in error amplifier (EA). The error
The NCP1606 represents an ideal method to implement amplifier ’s negative terminal is pinned out to FB, the
this constant on time CRM control in a cost effective and positive terminal is tied to a 2.5 V ± 1.6% reference, and the
robust solution. The device incorporates an accurate output is pinned out to Control (Figure 25).
regulation circuit, a low power startup circuit, and
advanced protection features.

VOUT

ROUT1
EA PWM BLOCK
FB
−
+
+
tON(max)
2.5 V
ROUT2

Slope + Ct
CCOMP
I CHARGE

VCONTROL
tON
Control

tPWM
VEAL VEAH
VCONTROL

Figure 25. Error Amplifier and On Time Regulation Circuits

A resistor divider from the boost output to the input of the (2.5 V). The output voltage can then be easily set according
EA sets the FB level. If the output voltage is too low, then to the following equation:
the FB level will drop and the EA will cause the control ROUT1 ) ROUT2
voltage to increase. This increases the on time of the driver, VOUT + 2.5 V @ (eq. 2)
ROUT2
which increases the power delivered and brings the output
A compensation network is placed between the FB and
back into regulation. Alternatively, if the output voltage
Control pins to reduce the speed at which the EA responds
(and hence FB voltage) is too high, then the control level
decreases and the driver on times are shortened. In this way, to changes in the boost output. This is necessary due to the
the circuit regulates the output voltage (VOUT) so that the nature of an active PFC circuit. The PFC stage absorbs a
VOUT portion that is applied to FB through the resistor sinusoidal current from a sinusoidal line voltage. Hence,
divider ROUT1 and ROUT2 is equal to the internal reference the converter provides the load with a power that matches

http://onsemi.com
11
 NCP1606

the average demand only. Therefore, the output capacitor power. Alternatively, when the supplied power is higher
must “absorb” the difference between the delivered power than that absorbed by the load, the output capacitor charges
and the power consumed by the load. This means that when to store the excess energy. The situation is depicted in
the power fed to the load is lower than the demand, the Figure 26.
output capacitor discharges to compensate for the lack of

Iac

Vac

PIN

POUT

VOUT

Figure 26. Output Voltage Ripple for a Constant Output Power

As a consequence, the output voltage exhibits a ripple at

a frequency of either 100 Hz (for 50 Hz mains such as in Control VCONTROL
Europe) or 120 Hz (for 60 Hz mains in the USA). This
ripple must not be taken into account by the regulation loop
because the error amplifier’s output voltage must be kept VDD
constant over a given ac line cycle for a proper shaping of PWM
ICHARGE
the line current. Due to this constraint, the regulation −
Ct
bandwidth is typically set below 20 Hz. For a simple type 1 + + tON
compensation network, only a capacitor is placed between
FB and Control (see Figure 1). In this configuration, the DRV
VEAL
capacitor necessary to attenuate the bulk voltage ripple is VCt
given by:
VCONTROL − VEAL
G VCt(off)
10 20
CCOMP + (eq. 3)
4 @ p fline @ ROUT1

where G is the attenuation level in dB (commonly 60 dB)

tON
ON TIME SEQUENCE
Since the NCP1606 is designed to control a CRM boost DRV
converter, its switching pattern must accommodate
constant on times and variable off times. The Controller
generates the on time via an external capacitor connected Figure 27. On Time Generation
to pin 3 (Ct). A current source charges this capacitor to a
level determined by the Control pin voltage. Specifically, Since VCONTROL varies with the RMS line level and
Ct is charged to VCONTROL minus the VEAL offset output load, this naturally satisfies equation 1. And if the
(typically 2.1 V). Once this level is exceeded, the drive is values of compensation components are sufficient to filter
turned off (Figure 27).

http://onsemi.com
12
 NCP1606

out the bulk voltage ripple, then this on time is truly

constant over the ac line cycle.
Note that the maximum on time of the controller occurs DRIVE
when VCONTROL is at its maximum. Therefore, the Ct VOUT
capacitor must be sized to ensure that the required on time
can be delivered at full power and the lowest input voltage Drain
condition. The maximum on time is given by:
Ct @ VCTMAX
tON(max) + (eq. 4)
I CHARGE ZCD
Combining this equation with equation 1, gives: Winding
2 @ P OUT @ L @ I CHARGE
Ct w (eq. 5)
h @ Vac RMS 2 @ V CTMAX
5.7 V
where VCTMAX = 2.9 V (min) 2.1 V
ICHARGE = 297 mA (max) 1.6 V

Pin 0.6 V
OFF TIME SEQUENCE
While the on time is constant across the ac cycle, the off Figure 28. Voltage Waveforms for Zero Current
time in CRM operation varies with the instantaneous input Detection
voltage. The NCP1606 determines the correct off time by
sensing the inductor voltage. When the inductor current Figure 28 gives typical operating waveforms with the
drops to zero, the drain voltage (“Vd” in Figure 23) is ZCD winding. When the drive is on, a negative voltage
essentially floating and naturally begins to drop. If the appears on the ZCD winding. And when the drive is off, a
switch is turned on at this moment, then CRM operation positive voltage appears. When the inductor current drops
will be achieved. To measure this high voltage directly on to zero, then the ZCD voltage falls and starts to ring around
the inductor is generally not economical or practical. zero volts. The NCP1606 detects this falling edge and starts
Rather, a smaller winding is taken off of the boost inductor. the next driver on time. To ensure that a ZCD event has
This winding, called the zero current detector (ZCD) truly occurred, the NCP1606’s logic (Figure 29) waits for
winding, gives a scaled version of the inductor output and the ZCD pin voltage to rise above VZCDH (2.1 V typical)
is more useful to the controller. and then fall below VZCDL (1.6 V typical). In this way,
CRM operation is easily achieved.

NB
Vin

NZCD

+ Demag
S Q
− Reset
Dominant
+
2.1 v
VDD Latch
DRIVE R Q
+
RSENSE −
VCL(NEG)
Active
+
1.6 V
Clamp
ZCD
−
RZCD + + Shutdown
VCL(POS) 200 mV
Clamp

Figure 29. Implementation of the ZCD Winding

http://onsemi.com
13
 NCP1606

To prevent negative voltages on the ZCD pin, the pin is level, the internal references and logic of the NCP1606 turn
internally clamped to VCL(NEG) (600 mV typ) when the on. The controller has an undervoltage lockout (UVLO)
ZCD winding is negative. Similarly, the ZCD pin is feature which keeps the part active until VCC drops below
clamped to VCL(POS) (5.7 V typical), when the voltage rises VCC(off) (9.5 V typical). This hysteresis allows ample time
too high. Because of these clamps, a resistor (RZCD in for the auxiliary winding to take over and supply the
Figure 29) is necessary to limit the current from the ZCD necessary power to VCC (Figure 30).
winding to the ZCD pin.
At startup, there is no energy in the ZCD winding and
therefore no voltage signal to activate the ZCD VCC VCC(on)
comparators. This means that the driver could never turn
on. Therefore, to enable the PFC stage to startup under VCC(off)
these conditions, an internal watchdog timer is integrated
into the controller. This timer turns the drive on if the driver
Figure 30. Typical VCC Startup Waveform
has been off for more than 180 ms (typical). Obviously, this
feature is deactivated during a fault mode (OVP, UVP, or
When the PFC pre−converter is loaded by a switch mode
Shutdown), and reactivated when the fault is removed.
power supply (SMPS), then it is often preferable to have the
STARTUP SMPS controller startup first. The SMPS can then supply
Generally, a resistor connected between the ac input and the NCP1606 VCC directly. Advanced controllers, such as
VCC (pin 8) charges the VCC capacitor to the VCC(on) level the NCP1230 or NCP1381, can control when to turn on the
(12 V typical). Because of the very low consumption of the PFC stage (see Figure 31) leading to optimal system
NCP1606 during this stage (< 40 mA), most of the current performance. This setup also eliminates the startup
goes directly to charging up the VCC capacitor. This resistors and therefore improves the no load power
provides faster startup times and reduced standby power dissipation of the system.
dissipation. When the VCC voltage exceeds the VCC(on)

Dboost
+
Cbulk

PFC_Vcc
1 8 1 8
+
NCP1606

2 7 2 7
VCC
3 6 3 6
+ +
4 5 4 5 +

NCP1230

Figure 31. NCP1606 Supplied by a Downstream SMPS Controller (NCP1230)

QUICK START and SOFT START

At startup, the error amplifier is enabled and Control is associated with charging the compensation network to its
pulled up to VEAL (typically 2.1 V). This is the lowest level minimum level. This also produces a natural “soft start”
of control voltage which produces output drives. This mode where the controller’s power ramps up from zero to
feature, called “quick start,” eliminates the delay at startup the required power (see Figure 32).

http://onsemi.com
14
 NCP1606

OUTPUT DRIVER
VCC VCC(on) The NCP1606 includes a powerful output driver capable
of peak currents of +500 mA and −800 mA. This enables
VCC(off)
the controller to efficiently drive power MOSFETs for
medium power (up to 300 W) applications. Additionally,
the driver stage is equipped with both passive and active
Iswitch pull down clamps (Figure 33). The clamps are active when
VCC is off and force the driver output to well below the
threshold voltage of a power MOSFET.
FB
2.5 V

Control
VEAL
Natural Soft Start

VOUT

Figure 32. Startup Timing Diagram Showing the

Natural Soft Start of the Control Pin

VCC

UVLO DRV
VDD DRV IN
+ UVLO
− VddGD
+
VDD REG

uVDD

GND

Figure 33. Output Driver Stage and Pull Down Clamps

Overvoltage Protection and disables the driver until the output voltage returns to
The low bandwidth of the feedback network makes nominal levels. This keeps the output voltage within an
active PFC stages very slow systems. One consequence of acceptable range. The limit is adjustable so that the
this is the risk of huge overshoots in abrupt transient phases overvoltage level can be optimally set. The level must not
(startup, load steps, etc.). For reliable operation, it is be so low that it is triggered by the 100 or 120 Hz ripple of
critical that some form of overvoltage protection (OVP) the output voltage. But it must be low enough so as not to
effectively prevents the output voltage from rising too require a larger voltage rating of the output capacitor.
high. The NCP1606 detects these excessive VOUT levels Figure 34 depicts the operation of the OVP circuitry.

http://onsemi.com
15
 NCP1606

VOUT
− UVP
+
ROUT1
+
300 mV

E/A (Enable EA)

FB
− Dynamic OVP
+
+ ICONTROL > Iovp
2.5 V Measure
ROUT2 ICONTROL
Fault
VDD
CCOMP

VEAL Static OVP

Enable Clamp Static OVP is triggered
when clamp is activated.
VCONTROL

Control
ICONTROL
VEAH
Clamp

Figure 34. OVP and UVP Circuit Blocks

When the output voltage is in steady state, ROUT1 and • Therefore, the error amplifier sinks:
ROUT2 regulate the FB voltage to 2.5 V. Also, during this (eq. 11)
equilibrium state, no current flows through the (V ) nom ) DV OUT−2.5 V 2.5 V
compensation capacitor (“CCOMP” of Figure 1). Therefore: IR −I R + OUT −
OUT1 OUT2 R OUT1 R OUT2
• The ROUT1 current is:
The combination of Equations 2 and 11 leads to a very
(V )nom * 2.5 V simple expression of the current sunk by the error
IR + OUT (eq. 6)
OUT1 R OUT1 amplifier:
where (VOUT)nom is the nominal output voltage. DV OUT
ICONTROL + I R * IR + (eq. 12)
• The ROUT2 current is: OUT1 OUT2 R OUT1

2.5 V Hence, the current absorbed by pin 2 (ICONTROL) is

IR + (eq. 7) proportional to the output voltage excess. The circuit
OUT2 R OUT2
senses this current and disables the drive (pin 7) when
• And since no current flows through CCOMP, ICONTROL exceeds IOVP (typically 40 mA in NCP1606A,
(V OUT)nom * 2.5 V 2.5 V 10.4 mA in NCP1606B). This gives the OVP threshold as:
IR +I R å + (eq. 8)
OUT1 OUT2 R OUT1 ROUT2 (VOUT) OVP + (VOUT) nom ) (R OUT1 @ I OVP)
Under stable conditions, these equations are true. By simply adjusting ROUT1, the OVP limit can be easily
Conversely when VOUT is not at its nominal level, the set. Therefore, one can compute the ROUT1 and ROUT2
output of the error amplifier sinks or sources the current resistances using the following procedure:
necessary to maintain 2.5 V on pin 1. In particular, in the 1. Select ROUT1 to set the desired overvoltage level:
case of an overvoltage condition:
(V OUT)OVP * (VOUT) nom
• The error amplifier maintains 2.5 V on pin 1, and the ROUT1 +
I OVP
ROUT2 current remains:
For instance if implementing the NCP1606B, and
2.5 V
IR + (eq. 9) 420 V is the maximum output level and 400 V is the
OUT2 R OUT2
nominal output level, then
• The ROUT1 current is:
ROUT1 + 420 * 400 + 1.9 MW
(eq. 10) 10.4 mA
V OUT−2.5 V (V )nom ) DVOUT−2.5 V 2. Select ROUT2 to adjust the regulation level:
IR + + OUT
OUT1 R OUT1 R OUT1 2.5 V @ ROUT1
ROUT2 +
where DVOUT is the output voltage excess. V OUT(nom) * 2.5 V

http://onsemi.com
16
 NCP1606

For the above example, this leads to: Furthermore, the NCP1606 incorporates a novel startup
2.5 V sequence which ensures that undervoltage conditions are
ROUT2 + @ 1.9 MW + 12.0 kW. always detected at startup. It accomplishes this by waiting
400 V * 2.5 V
approximately 180 ms after VCC reaches VCC(on) before
STATIC OVERVOLTAGE PROTECTION enabling the error amplifier (Figure 36). During this wait
If the OVP condition lasts for a long time, it may happen time, it looks to see if the feedback (FB) voltage is greater
that the error amplifier output reaches its minimum level than the UVP threshold. If not, then the controller enters a
(i.e. Control = VEAL). It would then not be able to sink any UVP fault and leaves the error amplifier disabled.
current and maintain the OVP fault. Therefore, to avoid any However, if the FB pin voltage increases and exceeds the
discontinuity in the OVP disabling effect, the circuit UVP level, then the controller will start the application up
incorporates a comparator which detects when the lower normally.
level of the error amplifier is reached. This event, called VCC
“static OVP”, disables the output drives. Once the OVP VCC(on)
event is over, and the output voltage has dropped to normal, VCC(off)
then Control rises above the lower limit and the driver is
re−enabled (Figure 35).
VOUT
VOUT(nom)
Vout(nom)
Vout FB
2.5 V
UVP Fault is “Removed”
VUVP
Drive
Control
VEAH
VEAH VEAL
Vcontrol
VEAL
UVP UVP Wait
UVP Wait
IovpH
Icontrol
IovpL

Figure 36. The NCP1606’s Startup Sequence with

Dynamic OVP and without a UVP Fault

The voltage on the output which exits a UVP fault is

Static OVP
given by:
R OUT1 ) R OUT2
VOUT + @ 300 mV (eq. 13)
(UVP) R OUT2
Figure 35. OVP Timing Diagram
If ROUT1 = 1.9 MW and ROUT2 = 12.0 kW, then the VOUT
NCP1606 Undervoltage Protection (UVP) UVP threshold is 48 V. This corresponds to an input voltage
When the PFC stage is plugged in, the output voltage is of approximately 34 Vac.
forced to roughly equate the peak line voltage. The
NCP1606 detects an undervoltage fault when this output Overcurrent Protection (OCP)
voltage is unusually low, such that the feedback voltage is A dedicated pin on the NCP1606 senses the peak current
below VUVP (300 mV typ). In an UVP fault, the drive and limits the driver on time if this current exceeds
output and error amplifier (EA) are disabled. The latter is VCS(limit). This level is 1.7 V (typ) on the NCP1606A and
done so that the EA does not source a current which would 0.5 V (typ) on the NCP1606B. Therefore, the maximum
increase the FB voltage and prevent the UVP event from peak current can be adjusted by changing RSENSE according
being accurately detected. The UVP feature helps to to:
protect the application if something is wrong with the V CS(limit)
power path to the bulk capacitor (i.e. the capacitor cannot Ipeak + (eq. 14)
RSENSE
charge up) or if the controller cannot sense the bulk voltage
(i.e. the feedback loop is open). An internal LEB filter (Figure 37) reduces the likelihood
of switching noise falsely triggering the OCP limit. This
filter blanks out the first 250 ns (typical) of the current
sense signal. If additional filtering is necessary, a small RC
filter can be added between RSENSE and the CS pin.

http://onsemi.com
17
 NCP1606

SHUTDOWN MODE
The NCP1606 allows for two methods to place the
controller into a standby mode of operation. The FB pin can
DRIVE be pulled below the UVP level (0.3 V typical) or the ZCD
CS
LEB + OCP pin can be pulled below the VSDL level (typically 200 mV).
− If the FB pin is used for shutdown (Figure 38(a)), care must
be taken to ensure that no significant leakage current exists
+
VCS(limit)
RSENSE optional on the shutdown circuitry. This could impact the output
voltage regulation. If the ZCD pin is used for shutdown
(Figure 38(b)), then any parasitic capacitance created by
Figure 37. OCP Circuitry with Optional External RC the shutdown circuitry will add to the delay in detecting the
Filter zero inductor current event.

LBOOST
VOUT

ROUT1
NCP1606 NCP1606
1 FB 1 FB VCC 8
Ccomp VCC 8 RZCD

2 Ctrl DRV 7 2 Ctrl DRV 7

3 Ct GND 6 3 Ct GND 6
Shutdown ROUT2
4 Cs ZCD 5 4 Cs ZCD 5

Shutdown

Figure 38(a) Figure 38(b)

Figure 38. Shutting Down the PFC Stage by Pulling FB to GND (A) or Pulling ZCD to GND (B)

To activate the shutdown feature on ZCD, the internal comparator includes approximately 90 mV of hysteresis to
clamp must first be overcome. This clamp will draw a ensure noise free operation. A small current source (70 mA
maximum of ICL(NEG) (5.0 mA maximum) before releasing typ) is also activated to pull the unit out of the shutdown
and allowing the ZCD pin voltage to drop low enough to condition when the external pull down is released.
shutdown the part (Figure 39). After shutdown, the

5 mA

IZCD

~70 mA

Shutdown

VSDL VSDH VCL(NEG)

~1 V
Figure 39. Shutdown Comparator and Current Draw to Overcome Negative Clamp

http://onsemi.com
18
 NCP1606

BOOST DESIGN EQUATIONS Components are identified in Figure 1

RMS Input Current POUT h (the efficiency of only the Boost
Iac(rms) + PFC stage) is generally in the range
h @ Vac(rms) of 90 − 95%
Maximum Inductor Peak 2 @ Ǹ2 @ P OUT Ipk(max) occurs at the lowest line
Current Ipk(max) + voltage.
h @ Vac LL
Inductor Value
2 @ Vac 2 @ ǒ V
OUT
Ǹ2 * Vac Ǔ fSW(min) is the minimum desired
switching frequency. The maximum L
Lv must be calculated at low line and
VOUT @ Vac @ I pk(max) @ fSW(min) high line.
Maximum On Time 2 @ L @ P OUT The maximum on time occurs at the
tON(max) + lowest line voltage and maximum
h @ Vac LL 2 output power.
Off Time The off time is greatest at the peak of
t ON the AC line voltage and approaches
tOFF + V
OUT zero at the AC line zero crossings.
*1 Theta (q) represents the angle of the
Vac (rms)@Ťsin(q)Ť@Ǹ2
AC line voltage.
Frequency
fSW +
Vac (rms) 2 @ h
2 @ L @ POUT
@ ǒ1*
Vac (rms) @ |sin q| @ Ǹ2
V OUT
Ǔ
Pin 3 Capacitor 2 @ P OUT @ L @ I CHARGE ICHARGE and VCTMAX are given in
Ct w the NCP1606 specification table.
h @ Vac RMS 2 @ V CTMAX
Boost Turns to ZCD Turns The turns ratio must be low enough
V OUT * Vac HL @ Ǹ2
Ratio NB : N ZCD v so as to trigger the ZCD comparators
V ZCDH at high line.
Resistor from ZCD wind- RZCD must be large enough so that
Vac HL @ Ǹ2
ing to the ZCD pin (pin 5) RZCD w the shutdown comparator is not inad-
I CL(NEG) @ (N B : N ZCD) vertently activated.
Boost Output Voltage ROUT1 ) ROUT2
VOUT(nom) + 2.5 V @
ROUT2
Maximum VOUT voltage VOUT(max) + V OUT(nom) ) R OUT1 @ I OVP IOVP is given in the NCP1606 spe-
prior to OVP activation and cification table. IOVP is lower for the
the necessary ROUT1 and V OUT(max) * V OUT(nom) NCP1606B, then for the NCP1606A
ROUT2. ROUT1 + version.
IOVP
2.5 V @ ROUT1
ROUT2 +
V OUT(nom) * 2.5 V
Minimum output voltage R OUT1 ) R OUT2 VUVP is given in the NCP1606 spe-
necessary to exit under- VOUT + @ V UVP cification table.
voltage protection (UVP) (UVP) R OUT2
Bulk Cap Ripple POUT Use fline = 47 Hz for worst case at
Vripple (pk−pk) + universal lines. The ripple must not
C bulk @ 2 @ p @ fline @ VOUT exceed the OVP level for VOUT.
Inductor RMS Current 2 @ P OUT
IcoilRMS +
Ǹ3 @ Vac @ h
LL
Boost Diode RMS Current
Id MAX(rms) + 4 @ Ǹ2 @pǸ2 @ P OUT
3 h @ ǸVac LL @ VOUT
MOSFET RMS Current
IM(rms) + 2 @ Pin @
Ǹ3 Vac Ǹ 1* ǒ 8 @ Ǹ2 @ Vac
3 p @ V OUT
Ǔ

http://onsemi.com
19
 NCP1606

BOOST DESIGN EQUATIONS Components are identified in Figure 1

MOSFET Sense Resistor V CS(limit) VCS(limit) is given in the NCP1606
RSENSE + specification table. The NCP1606B
I pk has a lower VCS(limit) level.

PRSENSE + I M(rms) 2 @ RSENSE

Bulk Capacitor RMS
Current
IC(rms) + Ǹ 32 @ Ǹ2 @ P OUT 2
9 @ p @ Vac LL @ VOUT @ h2
* (ILOAD(rms)) 2

Type 1 CCOMP 10 Gń20 G is the desired attenuation in

CCOMP + decibels (dB). Typically it is 60 dB.
4 @ p @ f line @ ROUT1

ORDERING INFORMATION
Device Vcs(limit) (typ) (Note 5) IOVP (typ) (Note 5) Package Shipping†
NCP1606APG 1.7 V 40 mA PDIP−8 50 Units / Rail
NCP1606ADR2G 1.7 V 40 mA SOIC−8 2500 / Tape & Reel
NCP1606BPG 0.5 V 10 mA PDIP−8 50 Units / Rail
NCP1606BDR2G 0.5 V 10 mA SOIC−8 2500 / Tape & Reel
5. See the electrical specifications section for complete information on VCS and IOVP.
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.

http://onsemi.com
20
 NCP1606

PACKAGE DIMENSIONS

SOIC−8 NB
CASE 751−07
ISSUE AJ NOTES:
1. DIMENSIONING AND TOLERANCING PER
−X− ANSI Y14.5M, 1982.
A 2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
8 5 PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
B S 0.25 (0.010) M Y M PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
1 IN EXCESS OF THE D DIMENSION AT
4 MAXIMUM MATERIAL CONDITION.
−Y− K 6. 751−01 THRU 751−06 ARE OBSOLETE. NEW
STANDARD IS 751−07.

G MILLIMETERS INCHES
DIM MIN MAX MIN MAX
C N X 45 _ A 4.80 5.00 0.189 0.197
B 3.80 4.00 0.150 0.157
SEATING
PLANE C 1.35 1.75 0.053 0.069
−Z− D 0.33 0.51 0.013 0.020
G 1.27 BSC 0.050 BSC
0.10 (0.004) H 0.10 0.25 0.004 0.010
H M J J 0.19 0.25 0.007 0.010
D K 0.40 1.27 0.016 0.050
M 0 _ 8 _ 0 _ 8 _
N 0.25 0.50 0.010 0.020
0.25 (0.010) M Z Y S X S
S 5.80 6.20 0.228 0.244

SOLDERING FOOTPRINT*

1.52
0.060

7.0 4.0
0.275 0.155

0.6 1.270
0.024 0.050

SCALE 6:1 ǒinches

mm Ǔ

*For additional information on our Pb−Free strategy and soldering

details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.

http://onsemi.com
21
 NCP1606

PACKAGE DIMENSIONS

8 LEAD PDIP
CASE 626−05 NOTES:
ISSUE L 1. DIMENSION L TO CENTER OF LEAD WHEN
FORMED PARALLEL.
8 5 2. PACKAGE CONTOUR OPTIONAL (ROUND OR
SQUARE CORNERS).
3. DIMENSIONING AND TOLERANCING PER ANSI
−B− Y14.5M, 1982.

1 4 MILLIMETERS INCHES
DIM MIN MAX MIN MAX
A 9.40 10.16 0.370 0.400
B 6.10 6.60 0.240 0.260
F C 3.94 4.45 0.155 0.175
NOTE 2 −A− D
F
0.38
1.02
0.51
1.78
0.015
0.040
0.020
0.070
L G 2.54 BSC 0.100 BSC
H 0.76 1.27 0.030 0.050
J 0.20 0.30 0.008 0.012
K 2.92 3.43 0.115 0.135
C L 7.62 BSC 0.300 BSC
M --- 10_ --- 10_

−T− J N 0.76 1.01 0.030 0.040

SEATING N
PLANE
M
D K
H G
0.13 (0.005) M T A M B M

The product described herein (NCP1606), may be covered by the following U.S. patents: 5,073,850 and 6,362,067. There may be other patents pending.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any
liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental
damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over
time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under
its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body,
or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death
may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees,
subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of
personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part.
SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: N. American Technical Support: 800−282−9855 Toll Free ON Semiconductor Website: www.onsemi.com
Literature Distribution Center for ON Semiconductor USA/Canada
P.O. Box 5163, Denver, Colorado 80217 USA Europe, Middle East and Africa Technical Support: Order Literature: http://www.onsemi.com/orderlit
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Phone: 421 33 790 2910
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Japan Customer Focus Center For additional information, please contact your loca
Email: [email protected] Phone: 81−3−5773−3850 Sales Representative

http://onsemi.com NCP1606/D
22