5-V Can Transceiver With I/O Level Shifting and Low-Power Mode Supply Optimization

SN65HVDA540
SN65HVDA541
www.ti.com ........................................................................................................................................................................................................ SLLS981 – MAY 2009
5-V CAN TRANSCEIVER

WITH I/O LEVEL SHIFTING AND LOW-POWER MODE SUPPLY OPTIMIZATION
1FEATURES APPLICATIONS
• Qualified for Automotive Applications • SAE J2284 High-Speed CAN for Automotive
• Meets or Exceeds the Requirements of Applications
ISO 11898 • SAE J1939 Standard Data Bus Interface
• GIFT/ICT Compliant • ISO 11783 Standard Data Bus Interface
• NMEA 2000 Standard Data Bus Interface
• ESD Protection up to ±12 kV (Human-Body
Model) on Bus Pins
DESCRIPTION
• Level Adapting I/O Voltage Range to Support
MCUs With Digital I/Os From 3 V to 5.25 V The SN65HVDA540/SN65HVDA541 meets or
exceeds the specifications of the ISO 11898 standard
• Low-Power Standby Mode <15 µA max
for use in applications employing a Controller Area
– SN65HVDA540: No Wake Up Network (CAN). The device is qualified for use in
– SN65HVDA541: Wake Up Powered By VIO automotive applications.
Supply So VCC (5 V) Supply May Be Shut As a CAN transceiver, this device provides differential
Down to Save System Power transmit capability to the bus and differential receive
• High Electromagnetic Immunity (EMI) capability to a CAN controller at signaling rates up to
• Low Electromagnetic Emissions (EME) 1 megabit per second (Mbps) (1).
• Protection Designed for operation in especially harsh
environments, the SN65HVDA540/SN65HVDA541
– Undervoltage Protection on VIO and VCC
features cross-wire, bus over voltage, loss of ground
– Bus-Fault Protection of –27 V to 40 V protection, over temperature thermal shut down
– Dominant Time-Out Function protection, and a wide common-mode range.
– Thermal Shutdown Protection
(1) The signaling rate of a line is the number of voltage
– Power-Up/Down Glitch-Free Bus Inputs and transitions that are made per second, expressed in the units
Outputs bps (bits per second).
FUNCTIONAL BLOCK DIAGRAM

VIO VCC
Dominant Fault Detection 3
Time-Out and Protection
1 Input
TXD Logic Driver
VIO
7 CANH
6
8 Input Mode Select CANL
STB
Logic
4 Output
RXD MUX
Logic
Wake-Up
Filter
5
Standby Bus Monitor 2
VIO and Low-Power Receiver
(SN65HVDA541 only)
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Copyright © 2009, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
SN65HVDA540
SN65HVDA541
SLLS981 – MAY 2009 ........................................................................................................................................................................................................ www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
DESCRIPTION (CONTINUED)
The SN65HVDA540/SN65HVDA541 has an I/O supply voltage input pin (VIO , pin 5) to ratiometrically level shift
the digital logic input and output levels with repsect to VIO for compatibility with protocol controllers having I/O
supply voltages between 3 V and 5.25 V. The VIO supply also powers the low-power bus monitor and wake-up
receiver of the SN65HVDA541 allowing the 5 V (VCC) supply to be switched off for additional power savings at
the system level during standby mode for either the SN65HVDA540 or SN65HVDA541. The 5 V (VCC) supply
needs to be reactivated by the local protocol controller at any time to resume high speed operation if it has been
turned off for low-power standby operation. Both of the supply pins have undervoltage detection which place the
device in standby mode to protect the bus during an undervoltage event on either the VCC or VIO supply pins. If
VIO is undervoltage the RXD pin is 3-statedn and the device does not pass any wake-up signals from the bus to
the RXD pin.
STB (pin 8) provides for two different modes of operation: normal mode or low-power standby mode. The normal
mode of operation is selected by applying a low logic level to STB. If a high logic level is applied to STB, the
device enters standby mode (see Figure 1 and Figure 2). In standby mode, the SN65HVDA541 provides a
wake-up receiver and monitor that remains active supplied via the VIO pin so that VCC may be removed allowing
a system level reduction in standby current. A dominant signal on the bus longer than the wake-up signal time
(tBUS) is passed to the receiver output (RXD, pin 4) by the wake-up bus monitor circuit. The local protocol
controller may then return the device to normal mode when the system needs to transmit or fully monitor the
messages on the bus. If the bus has a fault condition where it is stuck dominant while the SN65HVDA541 is
placed into standby mode, the device locks out the wake-up receiver output to RXD until the fault has been
removed to prevent false wake-up signals in the system. Because the SN65HVDA540 does not have a
low-power bus monitor and wake-up receiver, it provides a logic high output (recessive) on RXD while in standby
mode.
STB Standby Mode, STB = High
Bus VDiff
tBUS <tBUS <tBUS tBUS <tBUS
RXD
Figure 1. SN65HVDA541 Entering Standby Mode With Bus Recessive Condition
STB Standby Mode, STB = High
Bus VDiff
tBUS tBUS tBUS tBUS
tClear <tBUS
<tClear
RXD
Figure 2. SN65HVDA541 Entering Standby Mode With Bus Dominant Condition
A dominant time-out circuit prevents the driver from blocking network communication in event of a hardware or
software failure. The dominant time out circuit is triggered by a falling edge on TXD (pin 1). If no rising edge is
seen before the time-out constant of the circuit expires, the driver is disabled. The circuit is reset by the next
rising edge on TXD.
2 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): SN65HVDA540 SN65HVDA541

SN65HVDA540
SN65HVDA541
D (SOIC-8) PACKAGE
TOP VIEW
TXD 1 8 STB
GND 2 7 CANH
VCC 3 6 CANL
RXD 4 5 VIO
TERMINAL FUNCTIONS
TERMINAL
TYPE DESCRIPTION
NAME NO.
TXD 1 I CAN transmit data input (low for dominant bus state, high for recessive bus state)
GND 2 GND Ground connection
VCC 3 Supply Transceiver 5-V supply voltage
RXD 4 O CAN receive data output (low in dominant bus state, high in recessive bus state)
VIO 5 Supply Transceiver logic-level supply voltage
CANL 6 I/O Low-level CAN bus line
CANH 7 I/O High-level CAN bus line
STB 8 I Standby mode select pin (active high)
ORDERING INFORMATION (1)

TA PACKAGE (2) ORDERABLE PART NUMBER TOP-SIDE MARKING
SN65HVDA540QDR A540Q
–40°C to 125°C SOIC – D Reel of 2500
SN65HVDA541QDR A541Q
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
ABSOLUTE MAXIMUM RATINGS (1) (2)

1.1 VCC Supply voltage range –0.3 V to 6 V
1.2 VIO I/O supply voltage range –0.3 V to 6 V
1.3 Voltage range at bus terminals (CANH, CANL) –27 V to 40 V
1.4 IO Receiver output current 20 mA
1.5 VI Voltage input range (TXD, STB) –0.3 V to 6 V and VI ≤ VIO + 0.3 V
1.6 TJ Operating virtual-junction temperature range –40°C to 150°C
1.7 TLEAD Lead temperature (soldering, 10 seconds) 260°C
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 3

SN65HVDA540
SN65HVDA541
ELECTROSTATIC DISCHARGE PROTECTION

PARAMETER TEST CONDITIONS VALUE
(2)
2.1 Bus terminals (CANH, CANL) and GND ±12 kV
Human-Body Model (1)
2.2 All pins ±4 kV
Electrostatic discharge
2.3 Charged-Device Model (3) All pins ±1 kV
(4)
2.4 Machine Model ±200 V
(1) Tested in accordance JEDEC Standard 22, Test Method A114-E

(2) Test method based upon JEDEC Standard 22 Test Method A114-E, CANH and CANL bus pins stressed with respect to each other and
GND.
(3) Tested in accordance JEDEC Standard 22, Test Method C101
(4) Tested in accordance JEDEC Standard 22, Test Method A115-A
RECOMMENDED OPERATING CONDITIONS

MIN MAX UNIT
3.1 VCC Supply voltage 4.75 5.25 V
3.2 VIO I/O supply voltage 3 5.25 V
3.3 VI or VIC Voltage at any bus terminal (separately or common mode) –12 12 V
3.4 VIH High-level input voltage TXD, STB 0.7 × VIO VIO V
3.5 VIL Low-level input voltage TXD, STB 0 0.3 × VIO V
3.6 VID Differential input voltage, bus Between CANH and CANL –6 6 V
3.7 IOH High-level output current RXD –2 mA
3.8 IOL Low-level output current RXD 2 mA
3.9 TA Operating ambient free-air temperature See Thermal Characteristics table -40 125 °C

SN65HVDA540
SN65HVDA541
SUPPLY CHARACTERISTICS
over recommended operating conditions, TJ = –40°C to 150°C (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP (1) MAX UNIT
STB at VIO, VCC = 5.25 V,
4.1 Standby mode 5 µA
VIO = 3 V, TXD at VIO (2)
Normal mode:
4.2 ICC 5-V supply current TXD at 0 V, 60-Ω load, STB at 0 V 50 70
Dominant
mA
Normal mode:
4.3 TXD at VIO, No load, STB at 0 V 6 10
Recessive
STB at VIO, VCC = 5.25 V or 0 V,
4.4 Standby mode 7 15
RXD floating, TXD at VIO
IIO I/O supply current Normal mode µA
STB at 0 V, VCC = 5.25 V,
4.5 (recessive or 75 300
RXD floating, TXD at 0 V or VIO
dominant)
Undervoltage detection on VCC for forced
4.6 UVVCC 3.6 V
standby mode
Hystersis voltage for undervoltage
4.7 VHYS(UVVCC) 200 mV
detection on UVVCC for standby mode
Undervoltage detection on VIO for
4.8 UVVIO 2.5 V
forced standby mode
Hystersis voltage for undervoltage
4.9 VHYS(UVVIO) detection on UVVIO for forced standby 100 mV
mode
(1) All typical values are at 25°C and supply voltages of VCC = 5 V and VIO = 3.3 V.
(2) The VCC supply is not needed during standby mode so in the applicaiton ICC in standby mode may be zero. If the VCC supply remains,
then ICC is per specification with VCC.
DEVICE SWITCHING CHARACTERISTICS

Total loop delay, driver input to receiver output,
5.1 td(LOOP1) 70 230
recessive to dominant
Figure 11, STB at 0 V ns
Total loop delay, driver input to receiver output,
5.2 td(LOOP2) 70 230
dominant to recessive

SN65HVDA540
SN65HVDA541
DRIVER ELECTRICAL CHARACTERISTICS

6.1 Bus output voltage CANH VI = 0 V, STB at 0 V, RL = 60 Ω, 2.9 4.5
VO(D) V
6.2 (dominant) CANL See Figure 3 and Figure 4 0.8 1.75
VI = VIO, VIO = 3 V, STB at 0 V,
6.3 VO(R) Bus output voltage (recessive) RL = 60 Ω, See Figure 3 and 2 2.5 3 V
Figure 4
STB at VIO, RL = 60 Ω,
6.4 VO Bus output voltage (standby mode) –0.1 0.1 V
See Figure 3 and Figure 4
VI = 0 V, RL = 60 Ω, STB at 0 V,
6.5 See Figure 3, Figure 4, and 1.5 3
Figure 5
VOD(D) Differential output voltage (dominant) V
VI = 0 V, RL = 45 Ω, STB at 0 V,
6.6 See Figure 3, Figure 4, and 1.4 3
Figure 5
VI = 3 V, STB at 0 V, RL = 60 Ω,
6.7 –0.012 0.012
VOD(R) Differential output voltage (recessive) See Figure 3 and Figure 4 V
6.8 VI = 3 V, STB at 0 V, No load –0.5 0.05
Output symmetry (dominant or STB at 0 V, RL = 60 Ω,
6.9 VSYM 0.9 VCC VCC 1.1 VCC V
recessive) (VO(CANH) + VO(CANL)) See Figure 15
Steady-state common-mode output
6.10 VOC(ss) 2 2.5 3 V
voltage STB at 0 V, RL = 60 Ω,
Change in steady-state See Figure 10
6.11 ΔVOC(ss) 30 mV
common-mode output voltage
6.12 IIH High-level input current, TXD input TXD at VIO –2 2 µA
6.13 IIL Low-level input current, TXD input TXD at 0 V –100 –7 µA
VCC = 0 V, VIO = 0V,
6.14 IO(off) Power-off TXD output current 1 µA
TXD at 5.25 V
VCANH = –12 V, CANL open,
6.15 –120 –85
See Figure 13
VCANH = 12 V, CANL open,
6.16 0.5 1
Short-circuit steady-state output See Figure 13
IOS(ss) mA
current VCANL = –12 V, CANH open,
6.17 –1 –0.6
See Figure 13
VCANL = 12 V, CANH open,
6.18 75 120
See Figure 13
6.19 CO Output capacitance See receiver input capacitance
DRIVER SWITCHING CHARACTERISTICS

7.1 tPLH Propagation delay time, low-to-high level output STB at 0 V, See Figure 6 65 120
7.2 tPHL Propagation delay time, high-to-low level output STB at 0 V, See Figure 6 50 120
ns
7.3 tr Differential output signal rise time STB at 0 V, See Figure 6 25
7.4 tf Differential output signal fall time STB at 0 V, See Figure 6 45
7.5 ten Enable time from standby mode to dominant See Figure 9 10 µs
7.6 t(dom) Dominant time out See Figure 12 300 400 700 µs

SN65HVDA540
SN65HVDA541
RECEIVER ELECTRICAL CHARACTERISTICS

Positive-going input threshold voltage, STB at 0 V, See Differential Input
8.1 VIT+ 800 900 mV
normal mode Voltage Threshold Test
Negative-going input threshold STB at 0 V, See Differential Input
8.2 VIT– 500 650 mV
voltage, normal mode Voltage Threshold Test
8.3 Vhys Hysteresis voltage (VIT+ – VIT–) 100 125 mV
Input threshold voltage, standby mode
8.4 VIT STB at VIO 400 1150 mV
(SN65HVDA541 only)
8.5 VOH High-level output voltage, RXD IO = –2 mA, See Figure 8 0.8 × VIO V
8.6 VOL Low-level output voltage, RXD IO = 2 mA, See Figure 8 0.2 × VIO V
CANH = CANL = 5 V, VCC at 0 V,
8.7 II(off) Power-off bus input current 3 µA
VIO at 0 V, TXD at 0 V
8.8 IO(off) Power-off RXD leakage current VCC at 0 V, VIO at 0 V, RXD at 5.25 V 20 µA
Input capacitance to ground TXD at VIO, VIO at 3.3 V,
8.9 CI 13 pF
(CANH or CANL) VI = 0.4 sin (4E6πt) + 2.5 V
TXD at VIO, VIO = 3.3 V,
8.10 CID Differential input capacitance 6 pF
VI = 0.4 sin(4E6πt)
8.11 RID Differential input resistance TXD at VIO, VIO = 3.3 V, STB at 0 V 29 80 kΩ
8.12 RIN Input resistance (CANH or CANL) TXD at VIO, VIO = 3.3 V, STB at 0 V 14.5 25 40 kΩ
Input resistance matching
8.13 RI(m) V(CANH) = V(CANL) –3 0 3 %
[1 – (RIN(CANH)/RIN(CANL))] × 100%
RECEIVER SWITCHING CHARACTERISTICS

9.1 tPLH Propagation delay time, low-to-high-level output 85 150 ns
9.2 tPHL Propagation delay time, high-to-low-level output 55 130 ns
STB at 0 V , See Figure 8
9.3 tr Output signal rise time 8 ns
9.4 tf Output signal fall time 8 ns
Dominant time required on bus for wake-up from
9.5 tBUS STB at VIO, See Figure 14 1.5 5 µs
standby (SN65HVDA541 only)
Recessive time on the bus to clear the standby
9.6 tCLEAR mode receiver output (RXD) if standby mode is 1.5 5 µs
entered while bus is dominant (SN65HVDA541 only)
STB PIN CHARACTERISTICS

10.1 IIH High-level input current STB at VIO 15
µA
10.2 IIL Low-level input current STB at 0 V –20

SN65HVDA540
SN65HVDA541
THERMAL CHARACTERISTICS
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
11.1 Junction-to-air thermal Low-K thermal resistance (2) 140
θJA °C/W
11.2 resistance (1) High-K thermal resistance (2) 109
Junction-to-board thermal
11.3 θJB 50 °C/W
resistance
Junction-to-case thermal
11.4 θJC 56 °C/W
resistance
VCC = 5 V, VIO = 3.3V, TJ = 27°C, RL = 60 Ω,
STB at 0 V, Input to TXD at 500 kHz,
11.5 112
50% duty cycle square wave,
PD Average power dissipation CL at RXD = 15 pF mW
VCC = 5.5 V, VIO = 3.3V, TJ = 130°C,
11.6 RL = 45 Ω, STB at 0 V, Input to TXD at 500 kHz, 170
50% duty cycle square wave, CL at RXD = 15 pF
11.7 Thermal shutdown temperature 185 °C
(1) The junction temperature (TJ) is calculated using the following TJ = TA + (PD × θJA)
(2) Tested in accordance with the Low-K (EIA/JESD51-3) or High-K (EIA/JESD51-7) thermal metric definitions for leaded surface-mount
packages.
OPERATING MODE SELECTION

VCC VIO STB (1) BUS STATE RXD STATE
VCC ≥ UVVCC VIO ≥ UVVIO L Normal Mode Mirrors bus state
VCC ≥ UVVCC VIO ≥ UVVIO H Standby Mode Mirrors bus state via wake-up filter (2)
VCC ≤ UVVCC VIO ≥ UVVIO X Standby Mode (Forced) Mirrors bus state via wake-up filter (2)
VCC ≥ UVVCC VIO ≤ UVVIO X Standby Mode (Forced) (3) 3-state
(1) H = high level, L = low level, X = irrelevant

(2) SN65HVDA541 only. SN65HVDA540 RXD state is recessive.
(3) When VIO is undervoltage, the device is forced into standby mode with respect to the CAN bus since there is not a valid digitial
reference to determine the digital I/O states or power the wake-up receiver.

SN65HVDA540
SN65HVDA541
FUNCTION TABLES
DRIVER
INPUTS OUTPUTS
BUS STATE
TXD (1) STB (1) CANH (1) CANL (1)
L L H L DOMINANT
H L Z Z RECESSIVE
Open L Z Z RECESSIVE
X H or Open Y Y RECESSIVE
(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Y = weak pull down to GND, Z = high impedance
RECEIVER
DIFFERENTIAL INPUTS
STB (1) OUTPUT RXD (1) BUS STATE
VID = V(CANH) – V(CANL)
X H or Open SN65HVDA540 (2) H X
VID ≥ 1.15 V SN65HVDA541 (3) L DOMINANT
0.4 V < VID < 1.15 V ? ?
VID ≤ 0.4 V H RECESSIVE
VID ≥ 0.9 V L L DOMINANT
0.5 V < VID < 0.9 V L ? ?
VID ≤ 0.5 V L H RECESSIVE
Open X H RECESSIVE
(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Y = weak pull down to GND, Z = high impedance
(2) While STB is high (standby mode) the RXD output of the SN65HVDA540 is always high (recessive) because it has no wake-up receiver
(3) While STB is high (standby mode) the RXD output of the SN65HVDA541 functions according to the levels above and the wake-up
conditions shown in Figure 1 and Figure 2.
PARAMETER MEASUREMENT INFORMATION

IO(CANH)
TXD VO (CANH)
II RL
VOD
VO(CANH) + VO(CANL)
2
STB I I(S)
VI VOC
+ I O(CANL)
VI(S) V O(CANL)
_
Figure 3. Driver Voltage, Current, and Test Definition
Dominant
3.5 V VO(CANH)
Recessive 2.5 V
1.5 V VO(CANL)
Figure 4. Bus Logic-State Voltage Definitions

SN65HVDA540
SN65HVDA541
PARAMETER MEASUREMENT INFORMATION (continued)
330 W ±1%
CANH
TXD
0V VOD RL
+
_ –2 V £ VTEST £ 7 V
STB
CANL
330 W ±1%
Figure 5. Driver VOD Test Circuit
CANH
VIO
VI
VIO /2 VIO /2
TXD 0V
RL = 60 W VO
±1% tPLH tPHL
CL = 100 pF VO(D)
VI (see Note B) 90%
0.9 V
VO 0.5 V
STB 10%
VO(R)
(See Note A) CANL tr tf
A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle,
tr ≤ 6 ns, tf ≤ 6 ns, ZO = 50 Ω.
B. CL includes instrumentation and fixture capacitance within ±20%.
Figure 6. Driver Test Circuit and Voltage Waveforms
CANH
VI (CANH) RXD
IO
VID
V + VI (CANL)
VIC = I (CANH)
2
VO
VI (CANL) CANL
Figure 7. Receiver Voltage and Current Definitions
CANH 3.5 V
VI 2V 2.4 V
RXD IO
VI 1.5 V
tPLH tPHL
CANL CL = 15 pF ± 20% VIO
(See Note A) 1.5 V 0.7 VIO 90%
(See Note B) VO
STB VO 0.3 VIO
10% VOL
tr tf
A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle,
tr ≤ 6 ns, tf ≤ 6 ns, ZO = 50 Ω.
B. CL includes instrumentation and fixture capacitance within ±20%.
Figure 8. Receiver Test Circuit and Voltage Waveforms

SN65HVDA540
SN65HVDA541
Differential Input Voltage Threshold Test

INPUT OUTPUT
VCANH VCANL |VID| R
–11.1 V –12 V 900 mV L
12 V 11.1 V 900 mV L
VOL
–6 V –12 V 6V L
12 V 6V 6V L
–11.5 V –12 V 500 mV H
12 V 11.5 V 500 mV H
–12 V –6 V 6V H VOH
6V 12 V 6V H
Open Open X H
DUT
CANH VIO
TXD 60 W VI 50 %
0V CL
± 1% 0V
STB CANL VIO

VI
VO 50 %
RXD VOL
ten
+
VO
_ 15 pF ± 20%
A. CL = 100 pF includes instrumentation and fixture capacitance within ±20%.

B. All VI input pulses are from 0 V to VIO and supplied by a generator having the following characteristics: tr or tf ≤ 6 ns.
Pulse Repetition Rate (PRR) = 25 kHz, 50% duty cycle.
Figure 9. ten Test Circuit and Waveforms
CANH
TXD
VI RL VO(CANH) + VO(CANL) VOC(SS)
VOC =
2
VOC
STB CANL VO(CANH)
VO(CANL)
A. All VI input pulses are from 0 V to VIO and supplied by a generator having the following characteristics: tr or tf ≤ 6 ns.
Figure 10. Common-Mode Output Voltage Test and Waveforms

SN65HVDA540
SN65HVDA541
DUT
CANH VIO
TXD Input 50%
TXD 60 W
VI CL 0V
± 1%
tloop2 tloop1
STB CANL VIO

50% 50%
RXD Output
RXD VOL
VO
_ 15 pF ± 20%

Figure 11. t(LOOP) Test Circuit and Waveform
CANH
VIO
VI
TXD
RL = 60 W CL VOD 0V
± 1%
(See Note A) VOD(D)
VI
VOD
900 mV
STB 500 mV
(See Note B) CANL 0V
tdom

Pulse Repetition Rate (PRR) = 500 Hz, 50% duty cycle.
Figure 12. Dominant Time-Out Test Circuit and Waveforms
|I OS(SS)|
IOS
CANH 200 µs
TXD
0V
0 V or V IO
12 V
STB CANL VIN -12 V or 12 V Vin

0V
or 10 µs
0V
Vin
-12 V
Figure 13. Driver Short-Circuit Current Test and Waveforms

SN65HVDA540
SN65HVDA541
VIO 3.5 V
CANH
STB VI 2.65 V
IO
VI RXD
1.5 V
(see Note B) 0.7 µs tBUS
CANL CL
1.5 V VO VOH
(see Note A)
VO 400 mV
VOL
A. CL = 15 pF and includes instrumentation and fixture capacitance within ±20%.
B. For VI bit width ≤ 0.7 µs, VO = VOH. For VI bit width ≥ 5 µs, VO = VOL. VI input pulses are supplied from a generator
with the following characteristics: tr/tf < 6 ns.
Figure 14. tBUS Test Circuit and Waveforms
CANH
TXD
VI RL
VSYM = VO(CANH) + VO(CANL)
STB CANL VO(CANH)

VO(CANL)
A. All VI input pulses are from 0 V to VIO and supplied by a generator having the following characteristics: tr/tf ≤ 6 ns,
Figure 15. Driver Output Symmetry Test Circuit

SN65HVDA540
SN65HVDA541
Equivalent Input and Output Schematic Diagrams
TXD Input RXD Output

VIO
VIO
4.3 kW 15 W
Input Output
6V 6V
CANH Input CANL Input

VCC VCC
10 kW 10 kW
20 kW 20 kW
Input Input
10 kW 10 kW
STB Input CANH and CANL Outputs

VIO VCC
CANH
4.3 kW CANL
Input
6V

SN65HVDA540
SN65HVDA541
APPLICATION INFORMATION
VBATTERY VCORE
VSUP VOUT
VIO
3.3-V Voltage VIO 5 CANH
Regulator STB 7
VCORE Port x 8
(e.g., TPSxxxx)
MCU SN65HVDA540
(e.g., TMS470) CAN Transceiver
RXD
RXD 4
VSUP VOUT TXD CANL
TXD 1 6
3 2
5-V Voltage VCC GND
Regulator
(e.g., TPSxxxx)
Figure 16. Typical Application Using 3.3 V I/O voltage level

PACKAGE OPTION ADDENDUM
www.ti.com 11-Apr-2013
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Top-Side Markings Samples
(1) Drawing Qty (2) (3) (4)
SN65HVDA540QDR ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 A540Q
& no Sb/Br)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a
continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF SN65HVDA540 :
• Automotive: SN65HVDA540-Q1
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com 11-Apr-2013
NOTE: Qualified Version Definitions:
• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
Addendum-Page 2
PACKAGE OUTLINE
D0008A SCALE 2.800
SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT
SEATING PLANE
.228-.244 TYP
[5.80-6.19]
.004 [0.1] C
A PIN 1 ID AREA
6X .050
[1.27]
8
1
.189-.197 2X
[4.81-5.00] .150
NOTE 3 [3.81]
4X (0 -15 )
4
5
8X .012-.020
B .150-.157 [0.31-0.51]
.069 MAX
[3.81-3.98] .010 [0.25] C A B [1.75]
NOTE 4
.005-.010 TYP
[0.13-0.25]
4X (0 -15 )
SEE DETAIL A
.010
[0.25]
.004-.010
0 -8 [0.11-0.25]
.016-.050
[0.41-1.27] DETAIL A
(.041) TYPICAL
[1.04]
4214825/C 02/2019
NOTES:
1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
www.ti.com
EXAMPLE BOARD LAYOUT
D0008A SOIC - 1.75 mm max height
8X (.061 )
[1.55]
SYMM SEE
DETAILS
1
8
8X (.024)
[0.6] SYMM
(R.002 ) TYP
[0.05]
5
4
6X (.050 )
[1.27]
(.213)
[5.4]
LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN
SCALE:8X
SOLDER MASK SOLDER MASK

METAL METAL UNDER
OPENING OPENING SOLDER MASK
EXPOSED
METAL EXPOSED
METAL
.0028 MAX .0028 MIN
[0.07] [0.07]
ALL AROUND ALL AROUND
NON SOLDER MASK SOLDER MASK

DEFINED DEFINED
SOLDER MASK DETAILS
4214825/C 02/2019
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
D0008A SOIC - 1.75 mm max height
8X (.061 )
[1.55] SYMM
1
8
8X (.024)
[0.6] SYMM
(R.002 ) TYP
5 [0.05]
4
6X (.050 )
[1.27]
(.213)
[5.4]
SOLDER PASTE EXAMPLE

BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X
4214825/C 02/2019
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated

5-V Can Transceiver With I/O Level Shifting and Low-Power Mode Supply Optimization

Uploaded by

Copyright:

Available Formats

5-V Can Transceiver With I/O Level Shifting and Low-Power Mode Supply Optimization

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

5-V Can Transceiver With I/O Level Shifting and Low-Power Mode Supply Optimization

Uploaded by

Copyright:

Available Formats

SN65HVDA540

5-V CAN TRANSCEIVER

FUNCTIONAL BLOCK DIAGRAM

STB Standby Mode, STB = High

tBUS <tBUS <tBUS tBUS <tBUS

Figure 1. SN65HVDA541 Entering Standby Mode With Bus Recessive Condition

STB Standby Mode, STB = High

Figure 2. SN65HVDA541 Entering Standby Mode With Bus Dominant Condition

2 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated

Product Folder Link(s): SN65HVDA540 SN65HVDA541

ORDERING INFORMATION (1)

ABSOLUTE MAXIMUM RATINGS (1) (2)

Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 3

ELECTROSTATIC DISCHARGE PROTECTION

(1) Tested in accordance JEDEC Standard 22, Test Method A114-E

RECOMMENDED OPERATING CONDITIONS

4 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated

Product Folder Link(s): SN65HVDA540 SN65HVDA541

DEVICE SWITCHING CHARACTERISTICS

Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 5

DRIVER ELECTRICAL CHARACTERISTICS

DRIVER SWITCHING CHARACTERISTICS

6 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated

Product Folder Link(s): SN65HVDA540 SN65HVDA541

RECEIVER ELECTRICAL CHARACTERISTICS

RECEIVER SWITCHING CHARACTERISTICS

STB PIN CHARACTERISTICS

Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 7

OPERATING MODE SELECTION

(1) H = high level, L = low level, X = irrelevant

8 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated

Product Folder Link(s): SN65HVDA540 SN65HVDA541

PARAMETER MEASUREMENT INFORMATION

Figure 3. Driver Voltage, Current, and Test Definition

Figure 4. Bus Logic-State Voltage Definitions

Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 9

PARAMETER MEASUREMENT INFORMATION (continued)

Figure 5. Driver VOD Test Circuit

Figure 6. Driver Test Circuit and Voltage Waveforms

Figure 7. Receiver Voltage and Current Definitions

Figure 8. Receiver Test Circuit and Voltage Waveforms

10 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated

Product Folder Link(s): SN65HVDA540 SN65HVDA541

Differential Input Voltage Threshold Test

STB CANL VIO

A. CL = 100 pF includes instrumentation and fixture capacitance within ±20%.

Figure 9. ten Test Circuit and Waveforms

Figure 10. Common-Mode Output Voltage Test and Waveforms

Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 11

STB CANL VIO

A. CL = 100 pF includes instrumentation and fixture capacitance within ±20%.

Figure 11. t(LOOP) Test Circuit and Waveform

A. CL = 100 pF includes instrumentation and fixture capacitance within ±20%.

Figure 12. Dominant Time-Out Test Circuit and Waveforms

STB CANL VIN -12 V or 12 V Vin

Figure 13. Driver Short-Circuit Current Test and Waveforms

12 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated

Product Folder Link(s): SN65HVDA540 SN65HVDA541

Figure 14. tBUS Test Circuit and Waveforms