ckt3 Ac DC Examples PDF

39495_01_p1.1-1.31 7/28/00 2:03 PM Page 1.
SECTION 1
BASIC NETWORK ANALYSIS

A. Wayne Galli, Ph.D.
Project Engineer
Newport News Shipbuilding
Series-Parallel dc Network Analysis . . . . . . . . . . . . . . . . . . . . . . . . . 1.1

Branch-Current Analysis of a dc Network . . . . . . . . . . . . . . . . . . . . . . 1.6
Mesh Analysis of a dc Network . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.7
Nodal Analysis of a dc Network . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.8
Direct-Current Network Solution Using Superposition Theorem . . . . . . . . 1.9
Direct-Current Network Solution Using Thevenin’s Theorem . . . . . . . . . . 1.10
Direct-Current Network Solution Using Norton’s Theorem . . . . . . . . . . . . 1.11
Balanced dc Bridge Network . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.12
Unbalanced dc Bridge Network . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.13
Analysis of a Sinusoidal Wave . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.14
Analysis of a Square Wave . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.16
Analysis of an Offset Wave . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.17
Circuit Response to a Nonsinusoidal Input Consisting of a
dc Voltage in a Series with an ac Voltage . . . . . . . . . . . . . . . . . . . . . 1.18
Steady-State ac Analysis of a Series RLC Circuit . . . . . . . . . . . . . . . . . . 1.19
Steady-State ac Analysis of a Parallel RLC Circuit . . . . . . . . . . . . . . . . . 1.20
Analysis of a Series-Parallel ac Network . . . . . . . . . . . . . . . . . . . . . . . 1.22
Analysis of Power in an ac Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.23
Analysis of Power Factor and Reactive Factor . . . . . . . . . . . . . . . . . . . 1.24
Power-Factor Correction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.25
Maximum Power Transfer in an ac Circuit . . . . . . . . . . . . . . . . . . . . . . 1.26
Analysis of a Balanced Wye-Wye System . . . . . . . . . . . . . . . . . . . . . . 1.27
Analysis of a Balanced Delta-Delta System . . . . . . . . . . . . . . . . . . . . . 1.27
Response of an Integrator to a Rectangular Pulse . . . . . . . . . . . . . . . . . 1.30
Bibliography . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.31
SERIES-PARALLEL DC NETWORK ANALYSIS
A direct-current circuit (network) contains 19 resistors arranged as shown in Fig. 1.1.

Compute the current through and the voltage drop across each resistor in this circuit.
1.1
Copyright (C) 2000 by The McGraw-Hill Companies, Inc. All rights reserved. Use of
this product is subject to the terms of its License Agreement. Click here to view.
39495_01_p1.1-1.31 7/28/00 2:03 PM Page 1.2
1.2 HANDBOOK OF ELECTRIC POWER CALCULATIONS
FIGURE 1.1 A series-parallel dc circuit to be analyzed.
Calculation Procedure
1. Label the Circuit

Label all the sections. Mark the direction of current through each resistor (Fig.
1.2). The equivalent resistance of the series-parallel combination of resistors can be
found by successive applications of the rules for combining series resistors and paral-
lel resistors.
2. Combine All Series Resistors
In a series circuit, the total or equivalent resistance REQS seen by the source is equal to
the sum of the values of the individual resistors: REQS R1 R2 R3 RN.
Calculate the series equivalent of the elements connected in series in sections DE, CG,
and GF: REQS (section DE) R13 R14 200 40 240 , REQS (section CG)
R7 R8 200 400 600 , and REQS (section GF) R10 R11 400 200
600 . Replace the series elements included in sections DE, CG, and GF by their equiva-
lent values (Fig. 1.3).
3. Combine All Parallel Resistors
In the case of a parallel circuit of two unequal resistors in parallel, the total or
equivalent resistance REQP can be found from the following product-over-sum equation:
REQP R1 R2 R1R2/(R1 R2), where stands for in parallel with. The equivalent
parallel resistance is always less than the smaller of the two resistors.
In section CG, R5 R6 (1000 1500)/(1000 1500) 600 . Section CG now
consists of two 600- resistors in parallel. In a case of a circuit of N equal resistors in
39495_01_p1.1-1.31 7/28/00 2:03 PM Page 1.3
BASIC NETWORK ANALYSIS 1.3
FIGURE 1.2 Labeling the circuit of Fig. 1.1.
FIGURE 1.3 Series elements replaced by their equivalent values.
39495_01_p1.1-1.31 7/28/00 2:03 PM Page 1.4
FIGURE 1.4 Parallel elements replaced by their equivalent values.
parallel, the total, or equivalent, resistance REQP can be determined from the following
equation: REQP R/N, where R is the resistance of each of the parallel resistors and N is
the number of resistors connected in parallel. For section CG, RCG 600/2 300 ; for
section BC, RBC 100/3 331/3 ; for section EF, REF 104/2 52 ; for section GF,
RGF 600/2 300 .
In a circuit of three or more unequal resistors in parallel, the total, or equivalent resis-
tance REQP is equal to the inverse of the sum of the reciprocals of the individual resistance
values: REQP 1/(1/R1 1/R2 1/R3 1/RN). The equivalent parallel resistance
is always less than the smallest-value resistor in the parallel combination.
Calculate the equivalent resistance of the elements connected in parallel in sec-
tion DE: R15 R16 R17 1/(1/100 1/200 1/600) 60 . Calculate RDE : RDE
240 60 (240)(60)/(240 60) 48 . Replace all parallel elements by their equiva-
lent values (Fig. 1.4).
4. Combine the Remaining Resistances to Obtain the Total Equivalent Resistance
Combine the equivalent series resistances of Fig. 1.4 to obtain the simple series-
parallel circuit of Fig. 1.5: RAB RBC RAC REQS 20 331/3 531/3 , RCG
RGF RCF REQS 300 300 600 , RCD RDE REF RCF REQS 20
48 52 120 . Calculate the total equivalent resistance REQT : REQT 531/3 (600
120) 1531/3 . The final reduced circuit is illustrated in Fig. 1.6.
5. Compute the Total Line Current in Fig. 1.6 Using Ohm’s Law
I1 E/REQT, where I1 total line current, E line voltage (power-supply voltage),
and REQT line resistance or total equivalent resistance seen by power supply. Substitut-
ing values yields: I1 E/REQT 460/1531/3 3 A.
FIGURE 1.5 Circuit of Fig. 1.4 reduced to a sim-

ple series-parallel configuration. FIGURE 1.6 Final reduced circuit of Fig. 1.1.
39495_01_p1.1-1.31 7/28/00 2:03 PM Page 1.5
6. Compute the Current Through, and the Voltage Drop Across, Each Resistor in
the Circuit
Refer to Figs. 1.2 and 1.4. Analysis of R1 yields: I1 3 A (calculated in Step 5); V1
VAB I1R1 (3)(20) 60 V; and for R2, R3, and R4 we have: VBC V2 V3 V4
I1RBC (3)(331/3 ) 100 V. Current I2 I3 I4 100/100 1 A. Hence, VCF can be
calculated: VCF E (VAB VBC) 460 (60 100) 300 V. The current from C to
G to F is 300/600 0.5 A.
Kirchoff’s current law (KCL) states: The algebraic sum of the currents entering any
node or junction of a circuit is equal to the algebraic sum of the currents leaving that node
or junction: I entering I leaving. Applying KCL at node C, we find I12 3 0.5
2.5 A. Therefore, V12 VCD I12R12 (2.5)(20) 50 V.
The voltage-divider principle states that the voltage VN across any resistor RN in a
series circuit is equal to the product of the total applied voltage VT and RN divided by the
sum of the series resistors, REQS: VN VT (RN/REQS). This equation shows that VN is di-
rectly proportional to RN and VCG VGF 300 (300/600) 150 V. Hence, I7 I8
150/600 0.25 A, V7 I7R7 (0.25)(200) 50 V, V8 I8R8 (0.25)(400) 100 V,
I10 I11 150/600 0.25 A, V10 I10R10 (0.25)(400) 100 V, V11 I11R11
(0.25)(200) 50 V.
The current-divider principle states that in a circuit containing N parallel branches,
the current IN in a particular branch RN is equal to the product of the applied current IT
and the equivalent resistance REQP of the parallel circuit divided by RN : IN
IT (REQP /RN). When there are two resistors RA and RB in parallel, the current IA in RA is
IA IT [RB /(/RA RB)]; the current IB in RB is IB IT [RA/(RA RB)]. When RA is equal
to RB, IA IB IT /2. Refer to Figs. 1.2 , 1.3, and 1.4 for the remaining calculations:
(R5 R6) R7 R8 600 .
From the preceding equations, the value of the current entering the parallel
combination of R5 and R6 is I5 I6 0.5/2 0.25 A. I5 0.25 (1500/2500)
0.15 A, and I6 0.25 (1000/2500) 0.10 A. Ohm’s law can be used to check
the value of V5 and V6, which should equal VCG and which was previously calculated
to equal 150 V: V5 I5R5 (0.15)(1000) 150 V and V6 I6R6 (0.10)(1500)
150 V.
The current entering node G equals 0.5 A. Because R9 R10 R11, I9 I10 I11
0.5/2 0.25 A. From Ohm’s law: V9 I9R9 (0.25)(600) 150 V, V10 I10R10
(0.25)(400) 100 V, V11 I11R11 (0.25)(200) 50 V. These values check since
VGF V9 150 V V10 V11 100 50 150 V.
The remaining calculations show that: VDE I12RDE (2.5)(48) 120 V, I13 I14
120/240 0.5 A, V13 I13R13 (0.5)(200) 100 V, and V14 I14R14 (0.5)(40) 20
V. Since V15 V16 V17 VDE 120 V, I15 120/100 1.2 A, I16 120/200 0.6
A, and I17 120/600 0.2 A.
These current values check, since I15 I16 I17 I13,14 1.2 0.6 0.2 0.5
2.5 A, which enters node D and which leaves node E. Because R18 R19, I18 I19
2.5/2 1.25 A and VEF V18 V19 (2.5)(52) 130 V.
Kirchoff’s voltage law (KVL) states that the algebraic sum of the potential rises and
drops around a closed loop or path is zero. This law can also be expressed as: Vrises
Vdrops. As a final check E VAB VBC VCD VDE VEF or 460 V 60 V
100 V 50 V 120 V 130 V 460 V.
Related Calculations. Any reducible dc circuit, that is, any circuit with a single power
source that can be reduced to one equivalent resistance, no matter how complex, can be
solved in a manner similar to the preceding procedure.
39495_01_p1.1-1.31 8/1/00 10:45 AM Page 1.6
BRANCH-CURRENT ANALYSIS
OF A DC NETWORK
Calculate the current through each of the resistors in the dc circuit of Fig. 1.7 using the
branch-current method of solution.

Label all the nodes (Fig. 1.8). There are four nodes in this circuit, indicated by the let-
ters A, B, C, and D. A node is a junction where two or more current paths come together.
A branch is a portion of a circuit consisting of one or more elements in series. Figure 1.8
contains three branches, each of which is a current path in the network. Branch ABC con-
sists of the power supply E1 and R1 in series, branch ADC consists of the power supply E2
and R2 in series, and branch CA consists of R3 only. Assign a distinct current of arbitrary
direction to each branch of the network (I1, I2, I3). Indicate the polarities of each resistor
as determined by the assumed direction of current and the passive sign convention. The
polarity of the power-supply terminals is fixed and is therefore not dependent on the
assumed direction of current.
2. Apply KVL and KCL to the Network
Apply KVL around each closed loop. A closed loop is any continuous connection of
branches that allows us to trace a path which leaves a point in one direction and returns to
that same starting point from another direction without leaving the network.
Applying KVL to the minimum number of nodes that will include all the branch cur-
rents, one obtains: loop 1 (ABCA): 8 2I1 4I3 0; loop 2 (ADCA): 24 I2 4I3
0. KCL at node C:I1 I2 I3.
3. Solve the Equations
The above three simultaneous equations can be solved by the elimination method or
by using third-order determinants. The solution yields these results: I1 4 A, I2 8 A,
and I3 4 A. The negative sign for I1 indicates that the actual current flows in the
direction opposite to that assumed.
Related Calculations. The above calculation procedure is an application of Kirchoff’s

laws to an irreducible circuit. Such a circuit cannot be solved by the method used in the
previous calculation procedure because it contains two power supplies. Once the branch
currents are determined, all other quantities such as voltage and power can be calculated.
FIGURE 1.7 Circuit to be analyzed by FIGURE 1.8 Labeling the circuit of Fig. 1.7.
branch currents.
39495_01_p1.1-1.31 7/28/00 2:03 PM Page 1.7
MESH ANALYSIS OF A DC NETWORK
Calculate the current through each of the resistors in the dc circuit of Fig. 1.9 using mesh
analysis.
1. Assign Mesh or Loop Currents

The term mesh is used because of the similarity in appearance between the closed
loops of the network and a wire mesh fence. One can view the circuit as a “window
frame” and the meshes as the “windows.” A mesh is a closed pathway with no other
closed pathway within it. A loop is also a closed pathway, but a loop may have other
closed pathways within it. Therefore, all meshes are loops, but all loops are not meshes.
For example, the loop made by the closed path BCDAB (Fig. 1.9) is not a mesh because it
contains two closed paths: BCAB and CDAC.
Loop currents I1 and I2 are drawn in the clockwise direction in each window (Fig.
1.10). The loop current or mesh current is a fictitious current that enables us to obtain the
actual branch currents more easily. The number of loop currents required is always equal
to the number of windows of the network. This assures that the resulting equations are all
independent. Loop currents may be drawn in any direction, but assigning a clockwise
direction to all of them simplifies the process of writing equations.
2. Indicate the Polarities within Each Loop
Identify polarities to agree with the assumed direction of the loop currents and the passive
sign convention. The polarities across R3 are the opposite for each loop current. The polari-
ties of E1 and E2 are unaffected by the direction of the loop currents passing through them.
3. Write KVL around Each Mesh
Write KVL around each mesh in any direction. It is convenient to follow the same di-
rection as the loop current: mesh I: 8 2I1 4(I1 I2) 0; mesh II: 24 4(I2
I1) I2 0.
4. Solve the Equations
Solving the two simultaneous equations gives the following results: I1 4 A and
I2 8 A. The minus signs indicate that the two loop currents flow in a direction oppo-
site to that assumed; that is, they both flow counterclockwise. Loop current I1 is therefore
4 A in the direction of CBAC. Loop current I2 is 8 A in the direction ADCA. The true
FIGURE 1.9 Circuit to be analyzed using FIGURE 1.10 Labeling the circuit of Fig. 1.9.
mesh analysis.
39495_01_p1.1-1.31 7/28/00 2:03 PM Page 1.8
direction of loop current I2 through resistor R3 is from C to A. The true direction of loop
current I1 through resistor R3 is from A to C. Therefore, the current through R3 equals
(I2 I1) or 8 4 4 A in the direction of CA.
Related Calculations. This procedure solved the same network as in Fig. 1.8. The
mesh-analysis solution eliminates the need to substitute KCL into the equations de-
rived by the application of KVL. The initial writing of the equations accomplishes the
same result. Mesh analysis is therefore more frequently applied than branch-current
analysis. However, it should be noted that mesh analysis can only be applied to planar
circuits.
NODAL ANALYSIS OF A DC NETWORK
Calculate the current through each of the resistors in the dc circuit of Fig. 1.11 using
nodal analysis.
Label all nodes (Fig. 1.12). One of the nodes (node A) is chosen as the reference node.
It can be thought of as a circuit ground, which is at zero voltage or ground potential.
Nodes B and D are already known to be at the potential of the source voltages. The volt-
age at node C (VC ) is unknown.
Assume that VC VB and VC VD. Draw all three currents I1, I2, and I3 away from
node C, that is, toward the reference node.
2. Write KCL at Node C
I1 I2 I3 0.
3. Express Currents in Terms of Circuit Voltages Using Ohm’s Law
Refer to Fig. 1.12: I1 V1/R1 (VC 8)/2, I2 V2 /R2 (VC 24)/1, and I3
V3 /R3 VC /4.
4. Substitute in KCL Equation of Step 2
Substituting the current equations obtained in Step 3 into KCL of Step 2, we find I1
I2 I3 0 or (VC 8)/2 (VC 24)/1 VC /4 0. Because the only unknown is
VC , this simple equation can be solved to obtain VC 16 V.
FIGURE 1.11 Circuit to be analyzed by nodal FIGURE 1.12 Labeling the circuit of Fig.
analysis. 1.11.
39495_01_p1.1-1.31 7/28/00 2:03 PM Page 1.9
5. Solve for All Currents

I1 (VC 8)/2 (16 8) /2 4 A (true direction) and I2 (VC 24)/1 (16
24)/1 8 A. The negative sign indicates that I2 flows toward node C instead of in the
assumed direction (away from node C ). I3 VC /4 16/4 4 A (true direction).
Related Calculations. Nodal analysis is a very useful technique for solving networks.
This procedure solved the same circuits as in Figs. 1.7 and 1.9.
DIRECT-CURRENT NETWORK SOLUTION USING

SUPERPOSITION THEOREM
Calculate the value of the current through resistor R3 in the dc network of Fig. 1.13a using
the superposition theorem. The superposition theorem states: In any linear network contain-
ing more than one source of electromotive force (emf) or current, the current through any
branch is the algebraic sum of the currents produced by each source acting independently.
1. Consider the Effect of EA Alone (Fig. 1.13b)
Because EB has no internal resistance, the EB source is replaced by a short circuit.
(A current source, if present, is replaced by an open circuit.) Therefore, RTA 100
(100 100) 150 and ITA EA/RTA 30/150 200 mA. From the current-divider
rule, I3A 200 mA/2 100 mA.
2. Consider the Effect of EB Alone (Fig. 1.13c)
Because EA has no internal resistance, the EA source is replaced by a short circuit.
Therefore, RTB 100 (100 100) 150 and ITB EB/RTB 15/150 100 mA.
From the current-divider rule, I3B 100 mA/2 50 mA.
FIGURE 1.13 Application of the superposition theorem: (a) current in R3 to be determined; (b) effect
of EA alone; and (c) effect of EB alone.
39495_01_p1.1-1.31 7/28/00 2:03 PM Page 1.10
3. Calculate the Value of I3

The algebraic sum of the component currents I3A and I3B is used to obtain the true mag-
nitude and direction of I3: I3 I3A I3B 100 50 50 mA (in the direction of I3A).
Related Calculations. The superposition theorem simplifies the analysis of a linear

network only having more than one source of emf. This theorem may also be applied
in a network containing both dc and ac sources of emf. This is considered later in the
section.

THEVENIN’S THEOREM
Calculate the value of the current IL through the resistor RL in the dc network of Fig.
1.14a using Thevenin’s theorem.
Thevenin’s theorem states: Any two-terminal linear network containing resistances
and sources of emf and current may be replaced by a single source of emf in series with a
single resistance. The emf of the single source of emf, called ETh, is the open-circuit emf
at the network terminal. The single-series resistance, called RTh, is the resistance between
the network terminals when all of the independent sources are replaced by their internal
resistances.
1. Calculate the Thevenin Voltage (Fig. 1.14b)

When the Thevenin equivalent circuit is determined for a network, the process is
known as “thevenizing” the circuit.
FIGURE 1.14 Application of Thevenin’s theorem: (a) current IL to be determined; (b) calculating
ETh; (c) calculating RTh; and (d) resultant Thevenin equivalent circuit.
39495_01_p1.1-1.31 7/28/00 2:03 PM Page 1.11
The load resistor is removed as shown in Fig. 1.14b. The open-circuit terminal voltage
of the network is calculated; this value is ETh. Because no current can flow through R3, the
voltage ETh (VAB) is the same as the voltage across resistor R2. Use the voltage-divider
rule to find ETh: ETh (100 V) [100/(100 100)] 50 V.
2. Calculate the Thevenin Resistance (Fig. 1.14c)
The network is redrawn with the source of emf replaced by a short circuit. (If a current
source is present, it is replaced by an open circuit.) The resistance of the redrawn network
as seen by looking back into the network from the load terminals is calculated. This value
is RTh, where RTh 50 (100 ) (100 ) 100 .
3. Draw the Thevenin Equivalent Circuit (Fig. 1.14d)
The Thevenin equivalent circuit consists of the series combination of ETh and RTh. The
load resistor RL is connected across the output terminals of this equivalent circuit. RT
RTh RL 100 50 150 , and IL ETh/RT 50/150 1/3 A.
Related Calculations. With respect to the terminals only, the Thevenin circuit is equiva-
lent to the original linear network. Changes in RL do not require any calculations for a
new Thevenin circuit. The simple series Thevenin circuit of Fig. 1.14d can be used to
solve for load currents each time RL is changed. The Thevenin theorem is also applicable
to networks with dependent sources. Additionally, node-voltage analysis and mesh-
current analysis may be applied to determine VTh. In rare cases, with only dependent
sources present, one may have to assume a fictitious 1 A or 1V “injection” source at the
terminals.

NORTON’S THEOREM
Calculate the value of the current IL through the resistor RL in the dc network of Fig.
1.15a using Norton’s theorem.
FIGURE 1.15 Application of Norton’s theorem: (a) current IL to be determined; (b) calculating RN;
(c) calculating IN; and (d) resultant Norton equivalent circuit.
39495_01_p1.1-1.31 7/28/00 2:03 PM Page 1.12
FIGURE 1.16 Source conversion equations.
Norton’s theorem states: Any two-terminal linear dc network can be replaced by an

equivalent circuit consisting of a constant-current source IN in parallel with a resistor RN.
1. Calculate the Norton Parallel Resistance, RN (Fig. 1.15b)

The load resistor is removed (Fig. 1.15b). All sources are set to zero (current sources
are replaced by open circuits, and voltage sources are replaced by short circuits). RN is
calculated as the resistance of the redrawn network as seen by looking back into the net-
work from the load terminals A and B: RN 50 (100 100 ) 100 . A com-
parison of Figs. 1.14c and 1.15b shows that RN R Th.
2. Calculate the Norton Constant-Current Source, IN (Fig. 15c)
IN is the short-circuit current between terminals A and B. RT 100 (100 50
) 133 1/3 and IT E/RT (100/1331/3 ) 3/4 A. From the current-divider rule:
IN (3/4 A) (100)/(100 50) 0.5 A.
3. Draw the Norton Equivalent Circuit (Fig. 1.15d)
The Norton equivalent circuit consists of the parallel combination of IN and RN. The
load resistor RL is connected across the output terminals of this equivalent circuit. From
the current-divider rule: IL (0.5 A)[100/(100 50)] 1/3 A.
Related Calculations. This problem solved the same circuit as in Fig. 1.14a. It is often
convenient or necessary to have a voltage source (Thevenin equivalent) rather than a current
source (Norton equivalent) or a current source rather than a voltage source. Figure 1.16
shows the source conversion equations which indicate that a Thevenin equivalent circuit can
be replaced by a Norton equivalent circuit, and vice versa, provided that the following equa-
tions are used: RN RTh; ETh IN RTh IN RN, and IN ETh /RN ETh /RTh. The conversion
between Thevenin and Norton equivalents is generally known as a source transformation.
BALANCED DC BRIDGE NETWORK
Calculate the value of Rx in the balanced dc bridge network of Fig. 1.17.
39495_01_p1.1-1.31 7/28/00 2:03 PM Page 1.13
FIGURE 1.17 Analysis of a balanced dc bridge.
1. Solve for Rx
The bridge network is balanced when R3 is adjusted so that VA VB. Then: R1/R2
R3/Rx. Solving for Rx, we find Rx R2R3/R1 (20)(2)/10 4 k.
Related Calculations. This network topology is classically known as a Wheatstone

Bridge and is used to precisely measure resistances of medium values in the range of 1
ohm to 1 mega-ohm. There is a potential drop across terminals A and B when the bridge
is not balanced, causing current to flow through any element connected to those termi-
nals. Mesh analysis, nodal analysis, Thevenin’s theorem, or Norton’s theorem may be
used to solve the unbalanced network for voltages and currents. Using the same topology
of the circuit (Fig. 1.17), but replacing the dc source with an ac source and the four resis-
tors with properly biased diodes, one obtains a simple rectifier circuit for converting ac
input to a unidirectional output.
UNBALANCED DC BRIDGE NETWORK
Calculate the value of REQT in the unbalanced dc bridge network of Fig. 1.18.
1. Convert the Upper Delta to an Equivalent Wye Circuit

Delta-to-wye and wye-to-delta conversion formulas apply to Fig. 1.19. The formulas
for delta-to-wye conversion are: R1 RARC/(RA RB RC), R2 RBRC/(RA RB
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.14
FIGURE 1.18 Analysis of an unbalanced bridge.
RC), and R3 RBRA/(RA RB RC). The formulas for wye-to-delta conversion are:
RA (R1R2 R1R3 R2R3)/R2, RB (R1R2 R1R3 R2R3/R1), and RC (R1R2
R1R3 R2R3)/R3.
The upper delta of Fig. 1.18 is converted to its equivalent wye by the conversion for-
mulas (see Fig. 1.20): R1 [(30)(60)]/(30 50 60) 12.9 , R2 [(50)(60)]/(30
50 60) 21.4 , and R3 [(50)(30)]/(30 50 60) 10.7 . From the simplified
series-parallel circuit of Fig. 1.20b, it can be seen that: REQT 10.7 [(12.9 40)
(21.4 20)] 33.9 .
Related Calculations. Delta-to-wye and wye-to-delta conversion is used to reduce the

series-parallel equivalent circuits, thus eliminating the need to apply mesh or nodal analy-
sis. The wye and delta configurations often appear as shown in Fig. 1.21. They are then
referred to as a tee (T) or a pi (
) network. The equations used to convert from a tee to a
pi network the exactly the same as those used for the wye and delta transformation.
ANALYSIS OF A SINUSOIDAL WAVE
Given: the voltage e(t) 170 sin 377t. Calculate the average or dc (Edc), peak (Em), rms
(E), angular frequency (), frequency ( f ), period ( T ), and peak-to-peak (Epp) values.
FIGURE 1.19 (a) Delta circuit; (b) wye circuit; and (c) delta-to-wye conversions.
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.15
FIGURE 1.20 Converting Fig. 1.18 to a series-parallel circuit: (a) converting upper delta
to a wye circuit and (b) resultant series-parallel circuit.
1. Calculate Average Value

Edc 0 because the average value or dc component of a symmetrical wave is zero.
2. Calculate Peak Value
Em 170 V, which is the maximum value of the sinusoidal wave.
3. Calculate rms Value
E 0.707Em where E represents the rms, or effective, value of the sinusoidal wave.
Therefore E (0.707)(170) 120 V. Note that the 0.707 value is for a pure sine (or
√
1 tT 2
cosine) waveform. This comes from the relation E e (t)dt.
T t
4. Calculate Angular Frequency
The angular frequency equals 377 rad/s.
FIGURE 1.21 Comparison of wye to tee and delta to pi circuits: (a) wye or tee con-
figuration and (b) delta to pi configuration.
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.16
5. Calculate Frequency
f /2
377/(2 3.1416) 60 Hz.
6. Calculate Period
T 1/f 1/60 s.
7. Calculate Peak-to-Peak Value
Epp 2Em 2(170) 340 V.
Related Calculations. This problem analyzed the sine wave, which is standard in the Uni-
ted States, that is, a voltage wave that has an rms value of 120 V and a frequency of 60 Hz.
ANALYSIS OF A SQUARE WAVE
Find the average and rms values of the square wave of Fig. 1.22.
1. Calculate the Average Value

The average value, or dc component, of the symmetrical square wave is zero; there-
fore: Vdc Vavg 0.
2. Calculate the rms Value
The rms value is found by squaring the wave over a period of 2 s. This gives a value
equal to 100 V2, which is a constant value over the entire period. Thus, the mean over the
period is V2. The square root of 100 V 2 equals 10 V. Therefore, the rms value is V 10 V.
FIGURE 1.22 Square wave to be analyzed.
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.17
Related Calculations. The equation for the wave of Fig. 1.22 is: v(t) (4Vm /
)
(sin t 1/3 sin 3t 1/3 sin 5t 1/n sin nt). This equation, referred to as a
Fourier series, shows that a symmetrical square wave beginning at t 0 has no dc com-
ponent, no even harmonics, and an infinite number of odd harmonics.
ANALYSIS OF AN OFFSET WAVE
Find the average and rms values of the offset wave of Fig. 1.23.
1. Calculate the Average Value

Vavg Vdc net area/T, where net area algebraic sum of areas for one period and
T period of wave. Hence, Vavg Vdc [(12 1) (8 1)]/2 2 V.
2. Calculate the rms Value
√ √
area[v(t)2 ] (12 1)2 (8 1)2
V(rms value)
T 2
√104 10.2 V.
Related Calculations. Figure 1.23 is the same wave as Fig. 1.22 except that it has been
offset by the addition of a dc component equal to 2 V. The rms, or effective, value of a pe-
riodic waveform is equal to the direct current, which dissipates the same energy in a given
resistor. Since the offset wave has a dc component equal to 2 V, its rms value of 10.2 V is
higher than the symmetrical square wave of Fig. 1.22.
FIGURE 1.23 Offset wave to be analyzed.
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.18
CIRCUIT RESPONSE TO A NONSINUSOIDAL

INPUT CONSISTING OF A DC VOLTAGE
IN A SERIES WITH AN AC VOLTAGE
The input to the circuit of Fig. 1.24 is e 20 10 sin 377t. (a) Find and express i, vR,
and vC in the time domain. (b) Find I, VR, and VC. (c) Find the power delivered to the cir-
cuit. Assume enough time has elapsed that vC has reached its final (steady-state) value in
all three parts of this problem.
1. Determine the Solution for Part a

This problem can be solved by the application of the superposition theorem, since two
separate voltages, one dc and one ac, are present in the circuit. Effect of 20 V dc on
circuit: when vC has reached its final (steady-state) value i 0, vR iR 0 V, and
vC 20 V. Effect of ac voltage (10 sin 377t) on circuit: XC 1/C 1/(377)(660
10 6) 4 . Hence, Z 3 j4 553 . Then, I E/Z (0.707)(10)0/5
53 1.41453 A.
Therefore, the maximum value is Im 1.414/0.707 2 A and the current in the time
domain is i 0 2 sin (377t 53°). VR IR (1.41453 ) (30) 4.24253 V.
The maximum value for VR is 4.242/0.707 6 V, and the voltage vR in the time domain
is vR 0 6 sin (377t 53°).
VC IXC (1.41453 ) (490) 5.656 37 . The maximum value for
VC 5.656/0.707 8 V, and the voltage vC in the time domain is vC 20
8 sin (377t 37°).
2. Determine the Solution for Part b
The effective value of a nonsinusoidal input consisting of dc and ac components can
be found from the following equation:
√
2
(V m1 V m2
2
. . . V mn
2
)
V 2
V dc
2
where Vdc voltage of dc component and Vm1, etc. maximum value of ac compo-
nents. Therefore I √02 22/2 1.414 A, VR √02 62/2 4.24 A, and
VC √202 82/2 20.8 V.
3. Determine the Solution for Part c
P I2R (1.414)2(3) 6 W.
FIGURE 1.24 Analysis of circuit response to a

nonsinusoidal input.
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.19
FIGURE 1.25 A decaying sinusoidal wave.
Related Calculations. This concept of a dc component superimposed on a sinusoidal ac

component is illustrated in Fig. 1.25. This figure shows the decay of a dc component
because of a short circuit and also shows how the asymmetrical short-circuit current grad-
ually becomes symmetrical when the dc component decays to zero.
STEADY-STATE AC ANALYSIS OF A SERIES

RLC CIRCUIT
Calculate the current in the circuit of Fig. 1.26a.
1. Calculate Z
Angular frequency 2
f (2)(3.1416)(60) 377 rad/s. But XL L; therefore,
XL (377)(0.5) 188.5 . Also, XC 1/C 1/[(377)(26.5) 10 6] 100 . Then
Z R j(XL XC) R jXEQ, where XEQ XL XC net equivalent reactance.
In polar form, the impedance for the series RLC circuit is expressed as
Z √R 2 X 2EQ tan1(X EQ/R) Z . Z 100 j(188.5 100) 100 + j88.5
√(100 )2 (88.5)2 tan1(88.5/100) 133.541.5 . The impedance triangle (Fig.
1.26b) illustrates the results of the preceding solution.
Apply KVL to the circuit: E VR jVL jVC VR jVX where VX VL VC
net reactive voltage.
2. Draw the Phasor Diagram
The phasor diagram of Fig. 1.26c shows the voltage relations with respect to the
current as a reference.
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.20
FIGURE 1.26 Series RLC ac circuit: (a) circuit with component values; (b) imped-
ance triangle; and (c) phasor diagram.
3. Calculate I
From Ohm’s law for ac circuits, I 120/133.5 0.899 A. Because I is a reference
it can be expressed in polar form as I 0.8990 A. The angle between the voltage and
current in Fig. 1.26c is the same as the angle in the impedance triangle of Fig. 1.26b.
Therefore E 12041.5 V.
Related Calculations. In a series RLC circuit the net reactive voltage may be zero (when
VL VC), inductive (when VL VC), or capacitive (when VL VC). The current in such a
circuit may be in phase with, lag, or lead the applied emf. When VL VC, the condition is
referred to as series resonance. Voltages VL and VC may be higher than the applied voltage
E, because the only limiting opposition to current is resistance R. A circuit in series reso-
nance has maximum current, minimum impedance, and a power factor of 100 percent.
STEADY-STATE AC ANALYSIS OF A PARALLEL

RLC CIRCUIT
Calculate the impedance of the parallel RLC circuit of Fig. 1.27a.
1. Calculate the Currents in R, L, and C

In a parallel circuit, it is convenient to use the voltage as a reference; therefore
E 2000 V. Because the R, L, and C parameters of this circuit are the same as in
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.21
FIGURE 1.27 Parallel RLC circuit: (a) circuit with component values; (b) phasor
diagram; and (c) impedance triangle.
Fig. 1.26a and the frequency (60 Hz) is the same, XL 188.5 and XC 100 .
From Ohm’s law: IR E/R 200 0 /1000 2 0 A. IL E/XL 2000 /188.5
90 1.0690 j1.06 A, and IC E/XC 200 0 /10090 290 j2 A.
But IT IR jIL jIC; therefore, IT 2 j1.06 j2 2 j0.94 2.2125.2 A.
2. Calculate ZEQ
Impedance is ZEQ E/IT 2000 /2.2125.2 90.525.2 . ZEQ, changed to rec-
tangular form, is ZEQ 82.6 j39 REQ jXEQ. Figure 1.27b illustrates the volt-
age-current phasor diagram. The equivalent impedance diagram is given in Fig. 1.27c.
Note that ZEQ can also be calculated by
1
Z EQ
1 1 1

R jX L jX C
since ZL jXL and ZC jXC.
Related Calculations. The impedance diagram of Fig. 1.27c has a negative angle. This
indicates that the circuit is an RC equivalent circuit. Figure 1.27b verifies this observation
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.22
because the total circuit current IT leads the applied voltage. In a parallel RLC circuit the
net reactive current may be zero (when IL IC), inductive (when IL IC), or capacitive
(when IL IC). The current in such a circuit may be in phase with, lag, or lead the ap-
plied emf. When IL IC, this condition is referred to as parallel resonance. Currents IL
and IC may be much higher than the total line current, IT. A circuit in parallel resonance
has a minimum current, maximum impedance, and a power factor of 100 percent. Note in
Fig. 1.27b that IT IR jIX, where IX IC IL.
ANALYSIS OF A SERIES-PARALLEL
AC NETWORK
A series-parallel ac network is shown in Fig. 1.28. Calculate ZEQ, I1, I2, and I3.
1. Combine All Series Impedances

The solution to this problem is similar to that for the first problem in the section,
except that vector algebra must be used for the reactances. Z1 300 j600 j200
300 j400 50053.1 , Z2 500 j1200 130067.4 , and Z3 800
j600 100036.9 .
2. Combine All Parallel Impedances
Using the product-over-the-sum rule, we find ZBC Z2Z3/(Z2 Z3) (1300 67.4 )
(100036.9 )/[(500 j1200) (800 j600)] 9085.7 901 j90.2 .
3. Combine All Series Impedances to Obtain the Total Impedance, ZEQ
ZEQ Z1 ZBC (300 j400) (901 j90.2) 1201 j490 129022.4 .
FIGURE 1.28 Series-parallel ac circuit to be analyzed.
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.23
4. Calculate the Currents

I1 E/ZEQ 1000/129022.4 0.077522.4 A. From the current-divider
rule: I2 I1Z3/(Z2 Z3) (0.077522.4)(100036.9)/[(500 j1200) (800
j600)] 0.054184.1 A. I3 I1Z2/(Z2 Z3) (0.077522.4)(130067.4)/ [(500
j1200) (800 j600)] 0.070920.2 A.
Related Calculations. Any reducible ac circuit (i.e., any circuit that can be reduced to
one equivalent impedance ZEQ with a single power source), no matter how complex, can
be solved in a similar manner to that just described. The dc network theorems used in pre-
vious problems can be applied to ac networks except that vector algebra must be used for
the ac quantities.
ANALYSIS OF POWER IN AN AC CIRCUIT
Find the total watts, total VARS, and total volt-amperes in the ac circuit of Fig. 1.29a.
Recall that watts, VARS, and volt-amperes are all dimensionally the same, that is, the
product of voltage and current. However, we use the designators of watts (W) to represent
real power (instantaneous or average), volt-amperes-reactive (VARS) to represent reactive
power, and volt-amperes (VA) to represent complex (or apparent) power.
1. Study the Power Triangle
Figure 1.30 shows power triangles for ac circuits. Power triangles are drawn following
the standard of drawing inductive reactive power in the j direction and capacitive reac-
tive power in thej direction. Two equations are obtained by applying the Pythagorean
theorem to these power triangles: S2 P2 Q2L and S2 P2 Q2C. These equations can
be applied to series, parallel, or series-parallel circuits.
The net reactive power supplied by the source to an RLC circuit is the difference
between the positive inductive reactive power and the negative capacitive reactive power:
QX QL QC, where QX is the net reactive power, in VARS.
2. Solve for the Total Real Power
Arithmetic addition can be used to find the total real power. PT P1 P2 200
500 700 W.
FIGURE 1.29 Calculating ac power: (a) circuit and (b) power triangle.
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.24
FIGURE 1.30 Power triangles for (a) RC and (b) RL equivalent circuits.
3. Solve for the Total Reactive Power

QX QL QC 1200 500 700 VARS. Because the total reactive power is posi-
tive, the circuit is inductive (see Fig. 1.29b).
4. Solve for the Total Volt-Amperes
S √P T2 Q 2X √(700)2 (700)2 989.8 VA.
Related Calculations. The principles used in this problem will also be applied to solve
the following two problems.
ANALYSIS OF POWER FACTOR

AND REACTIVE FACTOR
Calculate the power factor (pf) and the reactive factor (rf) for the circuit shown in Fig. 1.31.
1. Review Power-Factor Analysis
FIGURE 1.31 Calculating power and reactive factors of circuit.
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.25
The power factor of an ac circuit is the numerical ratio between the true power P and
the apparent power S. It can be seen by referring to the power triangles of Fig. 1.30 that
this ratio is equal to the cosine of the power-factor angle . The power-factor angle is the
same as the phase angle between the voltage across the circuit (or load) and the current
through the circuit (or load). pf cos P/S.
2. Review Reactive-Factor Analysis
The numerical ratio between the reactive power and the apparent power of a circuit (or
load) is called the reactive factor. This ratio is equal to the sine of the power-factor angle
(see Fig. 1.30). rf sin Q/S.
3. Calculate the Power and Reactive Factors
Z1 R jXL 100 j100 141.445. I1 E/Z1 1200/141.445 0.849
45 A. I1 (0.6 j0.6) A. I2 E/XC 1200/6090 290 (0 j2) A.
IT I1 I2 (0.6 j0.6) (0 j2) (0.6 j1.4) A 1.52366.8 A. S E LT
(120)(1.523) 182.8 VA. Power factor cos cos 66.8° 0.394 or 39.4 percent;
rf sin sin 66.8° 0.92 or 92 percent.
Related Calculations. Inductive loads have a lagging power factor; capacitive loads
have a leading power factor. The value of the power factor is expressed either as a deci-
mal or as a percentage. This value is always less than 1.0 or less than 100 percent. The
majority of industrial loads, such as motors and air conditioners, are inductive (lagging
power factor). Thus, power engineers often refer to capacitors or capacitive loads as
sources of reactive power.
POWER-FACTOR CORRECTION
Calculate the value of the capacitor needed to obtain a circuit power factor of 100 percent
(Fig. 1.32).
1. Calculate the Motor Current
FIGURE 1.32 Power-factor correction: (a) given circuit and (b) adding a capacitor (C) in parallel to
improve power factor.
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.26
S P/cos 1200/0.7 1714 VA. Hence, the motor current I is: I S/E
(1714 VA) (120 V) 14.29 A. The active component of this current is the component in
phase with the voltage. This component, which results in true power consumption, is:
I cos (14.29 A)(0.7) 10 A. Because the motor has a 70 percent power factor, the
circuit must supply 14.29 A to realize a useful current of 10 A.
2. Calculate the Value of C

In order to obtain a circuit power factor of 100 percent, the inductive apparent
power of the motor and the capacitive apparent power of the capacitor must be equal.
QL E I √1 cos2 where √1 cos2 reactive factor. Hence, QL (120)(14.29)
√1 (0.7)2 1714 √0.51 1224 VARS (inductive). QC must equal 1224 VARS for
100 percent power factor. XC V 2C /QC (120)2/1224 11.76 (capacitive). There-
fore, C 1/XC 1/(377)(11.76) 225.5 F.
Related Calculations. The amount of current required by a load determines the sizes of
the wire used in the windings of the generator or transformer and in the conductors con-
necting the motor to the generator or transformer. Because copper losses depend upon the
square of the load current, a power company finds it more economical to supply 10 A at a
power factor of 100 percent than to supply 14.29 A at a power factor of 70 percent.
A mathematical analysis of the currents in Fig. 1.32b follows: IC QC/VC (1220
VARS)/(120 V) 10.2 A (0 j10.2) A. (for motor) cos1 0.7 45.6°; there-
fore, IM 14.29 45.6 (10 j10.2) A. Then IT IM IC (10 j10.2) (0
j10.2) 10 0 A (100 percent power factor). Typically, power factor correction capaci-
tors are rated in kVARS (kilo-VARS) and may be installed in switched banks to provide a
range of pf correction.
MAXIMUM POWER TRANSFER

IN AN AC CIRCUIT
Calculate the load impedance in Fig. 1.33 for maximum power to the load.
FIGURE 1.33 Finding value of ZL for maximum power transfer.
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.27
1. Statement of the Maximum Power Theorem

The maximum power theorem, when applied to ac circuits, states that maximum
power will be delivered to a load when the load impedance is the complex conjugate of
the Thevenin impedance across its terminals.
2. Apply Thevenin’s Theorem to the Circuit
ZTh Z1Z2/(Z1 Z2) (1053)(890)/[6 j8) j8] 13.337 , or ZTh
10.6 j8 where R 10.6 and XL 8 . Then, ZL must be 13.337 10.6
j8 , where RL 10.6 and XC 8 .
In order to find the maximum power delivered to the load, ETh must be found using the
voltage-divider rule: ETh EZ2/(Z1 Z2) (90)(890)/[(6 j8) j8] 1290 V.
Pmax E 2Th/4RL; therefore Pmax (12)2/(4)(10.6) 3.4 W.
Related Calculations. The maximum power transfer theorem, when applied to dc

circuits, states that a load will receive maximum power from a dc network when its
total resistance is equal to the Thevenin resistance of the network as seen by the
load.
ANALYSIS OF A BALANCED
WYE-WYE SYSTEM
Calculate the currents in all lines of the balanced three-phase, four-wire, wye-connected
system of Fig. 1.34. The system has the following parameters: VAN 1200 V, VBN
120120 V, VCN 120120 V, and ZA ZB ZC 120 .
1. Calculate Currents
IA VAN/ZA 1200/120 100 A. IB VBN/ZB 120120/120
10120 A. IC VCN/ZC 120120/120 10120 A. IN IA IB IC; hence,
IN 100 10120 10120 0 A.
Related Calculations. The neutral current in a balanced wye system is always zero.
Each load current lags or leads the voltage by the particular power factor of the load. This
system, in which one terminal of each phase is connected to a common star point, is
often called a star-connected system.
ANALYSIS OF A BALANCED
DELTA-DELTA SYSTEM
Calculate the load currents and the line currents of the balanced delta-delta system of
Fig. 1.35. The system has the following load parameters: VAC 2000 V, VBA
200120 V, VCB 200120 V, and ZAC ZBA ZCB 40 .
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.28
FIGURE 1.34 A balanced three-phase, four-wire, wye-connected system:

(a) circuit and (b) load-phasor diagram.
FIGURE 1.35 A balanced delta-delta system.
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.29
1. Solve for the Load Currents

IAC VAC/ZAC 2000/40 500 A, IBA VBA/ZBA 200120/40
50 120 A, and ICB VCB/ZCB 200120/40 50120 A.
2. Solve for the Line Currents
Convert the load currents to rectangular notation: IAC 500 50 j0, IBA
50120 25 j43.3, and ICB 50120 25 j43.3. Apply KCL at load
nodes: IA IAC IBA (50 j0) (25 j43.3) 86.630 A, IB IBA
ICB (25 j43.3) (25 j43.3) 86.690 A, IC ICB IAC (25
j43.3) (50 j0) 86.6150 A.
Related Calculations. In comparing a wye-connected system with a delta-connected

system, one can make the following observations:
1. When a load is wye-connected, each arm of the load is connected from a line to the
neutral. The impedance Z is shown with a single subscript, such as ZA.
2. When a load is delta-connected, each arm of the load is connected from a line to line.
The impedance Z is shown with a double subscript such as ZAC.
3. In a wye-connected system, the phase current of the source, the line current, and the
phase current of the load are all equal.
4. In a delta-connected system, each line must carry components of current for two
arms of the load. One current component moves toward the source, and the other
FIGURE 1.36 Relationships between phase and line currents in a bal-

anced delta-connected system.
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.30
current component moves away from the source. The line current to a delta-
connected load is the phasor difference between the two load currents at the enter-
ing node.
5. The line current in a balanced delta load has a magnitude of √3 times the phase cur-
rent in each arm of the load. The line current is 30° out of phase with the phase current
(Fig. 1.36).
6. The line-line voltage in a balanced, wye-connected, three phase source has a magni-
tude of √3 times the line-neutral voltage. The line-line voltage is 30° out of phase with
the line-neutral voltage.
RESPONSE OF AN INTEGRATOR
TO A RECTANGULAR PULSE
A single 10-V pulse with a width of 100 s is applied to the RC integrator of Fig. 1.37.
Calculate the voltage to which the capacitor charges. How long will it take the capacitor
to discharge (neglect the resistance of the pulse source)?
1. Calculate the Voltage to Which the Capacitor Charges

The rate at which a capacitor charges or discharges is determined by the time constant
of the circuit. The time constant of a series RC circuit is the time interval that equals the
product of R and C. The symbol for time constant is (Greek letter tau): RC, where
R is in ohms, C is in farads, and is in seconds.
The time constant of this circuit is: RC (100 k)(0.001 F) 100 s.
Because the pulse width equals 200 s (2 time constants), the capacitor will charge to 86
percent of its full charge, or to a voltage of 8.6 V. The expression for RC charging is:
vC(t) VF(1 e t/RC), where VF is the final value. In this case the final value, VF 10
V, would be reached if the pulse had a width of 5 or more time constants. See the RC time
constant charging table (Table 1.1).
2. Calculate the Discharge Time
The capacitor discharges back through the source at the end of 200 s. The total dis-
charge time for practical purposes is 5 time constants or (5)(100 s) 500 s. The ex-
pression for RC discharging is: vC(t) Vt(et/RC), where Vi is the initial value. In this
case, the initial value before discharging is 8.6 V. Table 1.2 shows the RC time constant
discharge characteristics.
FIGURE 1.37 Pulse input to an RC integrator.
39495_01_p1.1-1.31 7/28/00 2:04 PM Page 1.31
TABLE 1.1 RC Time Constant Charging TABLE 1.2 RC Time Constant Discharging
Characteristics Characteristics
% Full charge % Full charge

1 63 1 37
2 86 2 14
3 95 3 5
4 98 4 2
5 99* 5 1*
*For practical purposes, 5 time constants are *For practical purposes, 5 time constants are consid-
considered to result in 100 percent charging. ered to result in zero charge or 100 percent discharge.
FIGURE 1.38 Output charging and discharging curves for the RC integrator of Fig. 1.37.
Related Calculations. Figure 1.38 illustrates the output charging and discharging
curves.
BIBLIOGRAPHY
Hayt, William J., and Jack Kemmerly. 1993. Engineering Circuit Analysis, 5th ed. New York:
McGraw-Hill.
Nilsson, James W., and Susan A. Riedel. 1999. Electric Circuits, 6th ed. Englewood Cliffs, N.J.:
Prentice Hall.
Stanley, William D. 1999. Network Analysis with Applications, 3rd ed. Englewood Cliffs, N.J.:
Prentice Hall.

ckt3 Ac DC Examples PDF

Uploaded by

Copyright:

Available Formats

ckt3 Ac DC Examples PDF

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

ckt3 Ac DC Examples PDF

Uploaded by

Copyright:

Available Formats

39495_01_p1.1-1.31 7/28/00 2:03 PM Page 1.

BASIC NETWORK ANALYSIS

Series-Parallel dc Network Analysis . . . . . . . . . . . . . . . . . . . . . . . . . 1.1

SERIES-PARALLEL DC NETWORK ANALYSIS

A direct-current circuit (network) contains 19 resistors arranged as shown in Fig. 1.1.

1.2 HANDBOOK OF ELECTRIC POWER CALCULATIONS

FIGURE 1.1 A series-parallel dc circuit to be analyzed.

1. Label the Circuit

BASIC NETWORK ANALYSIS 1.3

FIGURE 1.2 Labeling the circuit of Fig. 1.1.

FIGURE 1.3 Series elements replaced by their equivalent values.

1.4 HANDBOOK OF ELECTRIC POWER CALCULATIONS

FIGURE 1.4 Parallel elements replaced by their equivalent values.

FIGURE 1.5 Circuit of Fig. 1.4 reduced to a sim-

BASIC NETWORK ANALYSIS 1.5

1.6 HANDBOOK OF ELECTRIC POWER CALCULATIONS

1. Label the Circuit

Related Calculations. The above calculation procedure is an application of Kirchoff’s

BASIC NETWORK ANALYSIS 1.7

MESH ANALYSIS OF A DC NETWORK

1. Assign Mesh or Loop Currents

1.8 HANDBOOK OF ELECTRIC POWER CALCULATIONS

NODAL ANALYSIS OF A DC NETWORK

BASIC NETWORK ANALYSIS 1.9

5. Solve for All Currents

DIRECT-CURRENT NETWORK SOLUTION USING

1.10 HANDBOOK OF ELECTRIC POWER CALCULATIONS

3. Calculate the Value of I3

Related Calculations. The superposition theorem simplifies the analysis of a linear

DIRECT-CURRENT NETWORK SOLUTION USING

1. Calculate the Thevenin Voltage (Fig. 1.14b)

BASIC NETWORK ANALYSIS 1.11

DIRECT-CURRENT NETWORK SOLUTION USING

1.12 HANDBOOK OF ELECTRIC POWER CALCULATIONS

FIGURE 1.16 Source conversion equations.

Norton’s theorem states: Any two-terminal linear dc network can be replaced by an

1. Calculate the Norton Parallel Resistance, RN (Fig. 1.15b)

BALANCED DC BRIDGE NETWORK

Calculate the value of Rx in the balanced dc bridge network of Fig. 1.17.

BASIC NETWORK ANALYSIS 1.13

FIGURE 1.17 Analysis of a balanced dc bridge.

Related Calculations. This network topology is classically known as a Wheatstone

UNBALANCED DC BRIDGE NETWORK

1. Convert the Upper Delta to an Equivalent Wye Circuit

1.14 HANDBOOK OF ELECTRIC POWER CALCULATIONS

FIGURE 1.18 Analysis of an unbalanced bridge.

Related Calculations. Delta-to-wye and wye-to-delta conversion is used to reduce the

ANALYSIS OF A SINUSOIDAL WAVE

BASIC NETWORK ANALYSIS 1.15

1. Calculate Average Value

1.16 HANDBOOK OF ELECTRIC POWER CALCULATIONS

ANALYSIS OF A SQUARE WAVE

1. Calculate the Average Value

FIGURE 1.22 Square wave to be analyzed.

BASIC NETWORK ANALYSIS 1.17

ANALYSIS OF AN OFFSET WAVE

1. Calculate the Average Value

FIGURE 1.23 Offset wave to be analyzed.

1.18 HANDBOOK OF ELECTRIC POWER CALCULATIONS

since ZL jXL and ZC jXC.

% Full charge % Full charge