Ee 2002
Ee 2002
Ee 2002
com
Join discussion of this test paper at http://forum.gatementor.com
SECTION - A
1. This question consists of TWENTY-FIVE sub-questions (1.1 1.25) of ONE mark
each. For each of these sub-questions, four possible alternatives (A,B, C and D)
are given, out of which ONLY ONE is correct. Indicate the correct answer by
darkening the appropriate bubble against the question number on the left hand
side of the Objective Response Sheet (ORS). You may use the answer book
provided for any rough work, if needed.
1.1 A current impulse, 5(t), is forced through a capacitor C. The voltage, Vc(t),
across the capacitor is given by
5 5u ( t )
(a) 5t (b) 5u(t) - C (c) t (d)
C C
f(t)
1
0 1 2 3
-1
-1
8 1 1
(a) sin ( t ) + 9 sin (3 t ) + 25 sin (5 t ) + K
2
8 1 1
(b) 2
sin ( t ) cos (3 t ) + sin (5 t ) + K
9 25
8 1 1
(c) 2
cos ( t ) + cos ( 3 t ) + cos (5 t ) + K
9 25
8 1 1
(d) 2
cos ( t ) sin (3 t ) + sin (5 t ) + K
9 25
1.3 The graph of an electrical network has N nodes and B branches. The number of
links, L, with respect to the choice of a tree, is given by
(a) B N + 1 (b) B + N
(c) N B + 1 (d) N 2B -1
1.4 Two in-phase, 50 Hz sinusoidal waveform of unit amplitude are fed into channel 1
and channel 2 respectively of an oscilloscope. Assuming that the voltage scale,
time scale and other settings are exactly the same for both the channels, what
would be observed if the oscilloscope is operated in X-Y mode?
(a) A circle of unit radius (b) An ellipse
(c) A parabola
(d) A straight line inclined at 45 with respect to the x-axis
Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EE - 2002 www.gateforum.com
Join discussion of this test paper at http://forum.gatementor.com
r
1.5 Given a vector field F , the divergence theorem states that
r r r ur r r r ur
(a)
F .dS = .FdV
s
v
(b) F .dS = FdV
s
v
r r r ur r r r ur
(c) s
F dS =
v
.FdV (d)
s
F dS =
v
.FdV
1.6 If a 400V, 50 Hz, star connected, 3 phase squirrel cage induction motor is
operated from a 400 V, 75 Hz supply, the torque that the motor can now provide
while drawing rated current from the supply?
(a) reduces (b) increases
(c) remains the same
(d) increase or reduces depending upon the rotor resistance
Speed
A
of Fig.1.7?
(a) Curve A B
(b) Curve B
D C
(c) Curve C
(d) Curve D
Torque
Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EE - 2002 www.gateforum.com
Join discussion of this test paper at http://forum.gatementor.com
1.11 The forward resistance of the diode shown in Fig.1.11 is 5 and the remaining
parameters are same as those of an ideal diode. The dc component of the source
current is
~ Vmsin(t) 45
=314 rad/s
Vm Vm Vm 2Vm
(a) (b) (c) (d)
50 50 2 100 2 50
1.12 The cut-in voltage of both Zener diode Dz and diode D shown in Fig.1.12 is 0.7 V,
while break down voltage of Dz is 3.3 V and reverse breakdown voltage of D is 50
V. the other parameters can be assumed to be the same as those of an ideal
diode. The values of the peak output voltage (V0) are
1k
DZ
10sin(t) ~ VO I
=314 rad/s D
(a) 3.3 V in the positive half cycle and 1.4 V in the negative half cycle
(b) 4 V in the positive half cycle and 5 V in the negative half cycle
(c) 3.3 V in both positive and negative half cycles
(d) 4 V in both positive and negative half cycles
Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EE - 2002 www.gateforum.com
Join discussion of this test paper at http://forum.gatementor.com
1.14 The logic circuit used to generate the active low chip select (CS) by an 8085
microprocessor to address a peripheral is shown in Fig.1.14. The peripheral will
respond to addresses in the range.
(a) E000-EFFF A15
A14
(b) 000E-FFFE
A13
(c) 1000-FFFF CS
A12
(d) 0001-FFF1
1.15 Consider a long, two-wire line composed of solid round conductors. The radius of
both conductors is 0.25 cm and the distance between their centers is 1m. If this
distance is doubled, then the inductance per unit length
(a) doubles (b) halves
(c) increases but does not double (d) decreases but does not halve
1.16 Consider a power system with three identical generators. The transmission losses
are negligible. One generator (G1) has a speed governor which maintains its
speed constant at the rated value, while the other generators (G2 and G3) have
governors with a droop of 5%. If the load of the system is increased, then in
steady state.
(a) generation of G2 and G3 is increased equally while generation of G1 is
unchanged.
(b) generation of G1 alone is increased while generation of G2 and G3 is
unchanged.
(c) generation of G1, G2 and G3 is increased equally.
(d) generation of G1, G2 and G3 is increased in the ratio 0.5:0.25:0.25.
1.17 A long wire composed of a smooth round conductor runs above and parallel to
the ground (assumed to be a large conducting plane). A high voltage exists
between the conductor and the ground. The maximum electric stress occurs at
(a) the upper surface of the conductor
(b) the lower surface of the conductor
(c) the ground surface
(d) midway between the conductor and ground
1.18 Consider the problem of relay co-ordination for the distance relays R1 and R2 on
adjacent lines of a transmission system (Fig.1.18). The Zone 1 and Zone 2
settings for both the relays are indicated on the diagram. Which of the following
indicates the correct time setting for the Zone 2 of relays R1 and R2.
(a) TZ 2R1 = 0.6s, TZ 2R2 = 0.3s Zone2 (R2)
Zone1 (R2)
(b) TZ 2R1 = 0.3s, TZ 2R2 = 0.6s
(c) TZ 2R1 = 0.3s, TZ 2R2 = 0.3s
R1 R2
(d) TZ 2R1 = 0.1s, TZ 2R2 = 0.3s Zone1 (R1)
Zone2 (R1)
Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EE - 2002 www.gateforum.com
Join discussion of this test paper at http://forum.gatementor.com
1.19. Let s(t) be the step response of a linear system with zero initial conditions; then
the response of this system to an input u(t) is
d
t t
(a) s ( t ) u ( ) d (b)
dt
s ( t ) u ( ) d
0 0
t t t
s (t )
2
(c) s ( t ) u (1 ) d1 d (d) u ( ) d
0 0 0
1.20. Let Y(s) be the Laplace transformation of the function y(t), then the final value of
the function is
(a) lim Y ( s ) (b) lim Y ( s ) (c) lim sY ( s ) (d) lim sY ( s )
s 0 s s 0 s
1 0 0 0
100 1 0 0
1.21. The determinant of the matrix is:
100 200 1 0
100 200 300 1
(a) 100 (b) 200 (c) 1 (d) 300
1.22. The state transition matrix for the system X& = AX with initial state X(0) is
1
(d) Laplace inverse of [ ( sI A ) X(0)]
1.23. A six pulse thyristor rectifier bridge is connected to a balanced 50 Hz three phase
ac source. Assuming that the dc output current of the rectifier is constant, the
lowest frequency harmonic component in the ac source line current is
(a) 100 Hz (b) 150 Hz (c) 250 Hz (d) 300 Hz
1.24. What is the rms value of the voltage waveform shown in Fig.1.24?
100V
-100V
1.25 A step down chopper is operated in the continuous conduction mode in steady
state with a constant duty ratio D. If V0 is the magnitude of the dc output voltage
V
and if Vs is the magnitude of the dc input voltage, the ratio 0 is given by
Vs
1 D
(a) D (b) 1 - D (c) (d)
1D 1D
2.1 A two port network, shown in Fig.2.1 is described by the following equations
I1 = Y11E1 + Y12 E2
I1 = Y21E1 + Y22 E2 I1 I2
2 2
E1 2 E2
The admittance parameters Y11, Y12, Y22 for the network shown are
(a) 0.5 mho, 1 mho, 2 mho and 1 mho respectively
1 1 1 1
(b) mho, - mho, - mho and mho respectively
3 6 6 3
(c) 0.5 mho, 0.5 mho, 1.5 mho and 2 mho respectively
2 3 3 2
(d) mho, mho, mho and mho respectively
5 7 7 5
2.2. In the circuit shown in Fig.2.2, what value of C will cause a unity power factor at
the ac source?
(a) 68.1 F
230V
(b) 165 F C ZL=3040
(c) 0.681 F 50Hz ~
(d) 6.81 F
2.3. A first order, low pass filter is given with R = 50 and C = 5 F. What is the
frequency at which the gain of the voltage transfer function of the filter is 0.25?
(a) 4.92 kHz (b) 0.49 kHz (c) 2.46 kHz (d) 24.6 kHz
Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EE - 2002 www.gateforum.com
Join discussion of this test paper at http://forum.gatementor.com
2.4. A series R-L-C circuit has R = 50, L = 100 H and C = 1 F. the lower half
power frequency of the circuit is
(a) 30.55 kHz (b) 3.055 kHz (c) 51.92 kHz (d) 1.92 kHz
2.5. A 200 V, 2000 rpm, 10A, separately excited dc motor has an armature resistance
of 2. Rated dc voltage is applied to both the armature and field winding of the
motor. If the armature drawn 5A from the source, the torque developed by the
motor is
(a) 4.30 Nm (b) 4.77 Nm (c) 0.45 Nm (d) 0.50 Nm
2.6. The rotor of a three phase, 5 kW, 400V, 50 Hz, slip ring induction motor is wound
for 6 poles while its stator is wound for 4 poles. The approximate average no load
steady state speed when this motor is connected to 400V, 50 Hz supply is
(a) 1500 rpm (b) 500 rpm (c) 0 rpm (d) 1000 rpm
2.7. The flux per pole in a synchronous motor with the field circuit ON and the stator
disconnected from the supply is found to be 25 mWb. When the stator is
connected to the rated supply with the field excitation unchanged, the flux per
pole in the machine is found to be 20 mWb while the motor is running on no load.
Assuming no load losses to be zero, the no load current down by the motor from
the supply
(a) lags the supply voltage (b) leads the supply voltage
(c) is in phase with the supply voltage (d) is zero
2.10. For the circuit shown in Fig.2.10, the Boolean expression for the output Y in
terms of inputs P, Q, R and S is
P
Q
Y
(a) P + Q + R + S (b) P + Q + R + S
(c) ( P + Q )( R + S ) (d) (P + Q) (R + S)
2.11. In the circuit shown in Fig.2.11, it is found that the input ac voltage (v) and
M
current i are in phase. The coupling coefficient is K = , where M is the
L1L2
mutual inductance between the two coils. The value of K and the dot polarity of
K
the coil P-Q are
(a) K = 0.25 and dot at P
P Q
(b) K = 0.5 and dot at P
-j12 10 j8 j8
(c) K = 0.25 and dot at Q
vi L1 - L2
(d) K = 0.5 and dot at Q
2.12. Consider the circuit shown in Fig.2.12. If the frequency of the source is 50 Hz,
then a value of t0 which results in a transient free response is
0.01H
(a) 0 ms 5
(b) 1.78 ms
t=t0
(c) 2.71 ms ~
(d) 2.91 ms sin(t)
2.13. A three phase thyristor bridge rectifier is used in a HVDC link. The firing angle
(as measured from the point of natural commutation) is constrained to lie
between 5 and 30. If the dc side current and ac side voltage magnitudes are
constant, which of the following statements is true (neglect harmonics in the ac
side currents and commutation overlap in your analysis)
(a) Reactive power absorbed by the rectifier is maximum when = 5
(b) Reactive power absorbed by the rectifier is maximum when = 30
(c) Reactive power absorbed by the rectifier is maximum when = 15
(d) Reactive power absorbed by the rectifier is maximum when = 10
Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EE - 2002 www.gateforum.com
Join discussion of this test paper at http://forum.gatementor.com
2.14. A power system consists of 2 areas (Area 1 and Area 2) connected by a single tie
line (Fig.2.14). It is required to carry out a load flow study on this system. While
entering the network data, the tie-line data (connectivity and parameters) is
inadvertently left out. If the load flow program is run with this incomplete data
(a) The load-flow will converge only if the slack bus is specified in Area 1
(b) The load-flow will converge only if the slack bus is specified in Area 2
(c) The load-flow will converge if the slack bus is specified in either Area 1 or
Area 2
(d) The load-flow will not converge if only one slack bus is specified.
2.15. A transmission line has a total series reactance of 0.2 pu. Reactive power
compensation is applied at the midpoint of the line and it is controlled such that
the midpoint voltage of the transmission line is always maintained at 0.98 pu. If
voltage at both ends of the line are maintained at 1.0 pu, then the steady state
power transfer limit of the transmission line is
(a) 9.8 pu (b) 4.9 pu (c) 19.6 pu (d) 5 pu
0.25
0.25
(a) 0.8 + j0.6 (b) 0.75 + j0.22 (c) 0.75 + j0.25 (d) 1.5 + j0.25
2 3 1
2.17. For the system X& = X + u, which of the following statements is true?
0 5 0
(a) The system is controllable but unstable
(b) The system is uncontrollable but unstable
(c) The system is controllable but stable
(d) The system is uncontrollable but stable
Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EE - 2002 www.gateforum.com
Join discussion of this test paper at http://forum.gatementor.com
K
2.18. A unity feedback system has an open loop transfer function, G ( s ) = . The root
s2
locus plot is
j j
(a) (b)
j
j
(c) (d)
d 2y dy du
2.19. The transfer function of the system described by 2
+ = + 2u with u as
dt dt dt
input and y as output is
(a)
( s + 2) (b)
( s + 1) (c)
2
(d)
2s
(s2
+s ) (s 2
+s ) (s 2
+s ) (s
2
+s )
2 0 1
2.20. For the system X& = X + u; y = 4 0 X , with u as unit impulse and with
0 4 1
zero initial state, the output, y, becomes
(a) 2 e2t (b) 4 e2t (c) 2 e4t (d) 4 e4t
0 1 0 0
0 0 1 0
2.21. The eigen values of the system represented by X& = X are
0 0 0 1
0 0 0 1
(a) 0, 0, 0, 0 (b) 1, 1, 1, 1 (c) 0, 0, 0, -1 (d) 1, 0, 0, 0
L
2.22. In the chopper circuit shown
S +
in Fig.2.22 the input dc
iL
voltage has a constant value +
C R V0
Vs. the output voltage Vo is +
-
assumed ripple-free. The V1 -
switch S is operated with a -
switching time period T and a
duty ratio D. what is the value of D at the boundary of continuous and
discontinuous conduction of the inductor current iL?
Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EE - 2002 www.gateforum.com
Join discussion of this test paper at http://forum.gatementor.com
Vs 2L 2L RT
(a) D = 1 (b) D = (c) D = 1 (d) D =
Vo RT RT L
2.23. Fig. 2.23 (a) shows an inverter circuit with a dc source voltage Vs. The
semiconductor switches of the inverter are operated in such a manner that the
pole voltages v10 and v20 are as shown in Fig.2.23 (b). What is the rms value of
the pole-to-pole voltage v12?
Vs
(a)
2 Vs
v10
+ V1 0 2
(b) Vs
Vs - V2
Vs
(c) Vs
2 v20
0 T
Vs
(d)
2.25. In the single phase diode bridge rectifier shown in figure 2.25, the load resistor is
R = 50. The source voltage is =200 sin(t), where =2 50 radians per
second. The power dissipated in the load resistor R is
3200
(a) W
400
(b) W v ~ R
(c) 400 W
(d) 800 W
Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EE - 2002 www.gateforum.com
Join discussion of this test paper at http://forum.gatementor.com
SECTION B
This section consists of TWENTY questions of FIVE marks each. ANY FIFTEEN out of
them have to be answered. If more than fifteen questions are attempted, score off
answers that are not to be evaluated. Otherwise only the first fifteen unscored answers
will be considered.
ur
3. The magnetic vector potential in a region is defined by A = e y sin ( x ) .a
z . An
infinitely long conductor, having ac ross section area, a = 5mm2 and carrying a
dc current, I = 5A in they y direction, passes through this region as shown in
Fig.P3.
I
y Conductor
I
r r
Determine the expression for (a) B and (b) force density f exerted on the
conductor.
Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EE - 2002 www.gateforum.com
Join discussion of this test paper at http://forum.gatementor.com
6. In the resistor network shown in Fig.P6, all resistor values are 1. A current of
1A passes from terminal a to terminal b, as shown in the figure. Calculate the
voltage between terminals a and b. [Hint: You may exploit the symmetry of the
circuit]. 1A
b
R=1
1A
7. A 230V, 250 rpm. 100A separately excited dc motor has an armature resistance
of 0.5. the motor is connected to 230V dc supply and rated dc voltage is applied
to the field winding. It is driving a load whose torque speed characteristic is given
by TL = 500 - 10 , where is the rotational speed expressed in rad/sec and TL is
the load torque in Nm. Find the steady state speed at which the motor will drive
the load and the armature current drawn by it from the source. Neglect the
rotational losses of the machine.
A 0.5 0.01
B
3300V
~ ~ 400V
50Hz 50Hz
9. A 440 V, 50 Hz, 6 pole and 960 rpm star connected induction machine has the
following per phase parameters referred to the stator:
Rs = 0.6 Rr = 0.3 Xs = 1
The magnetizing reactance is very high and is neglected. The machine is
connected to the 440V, 50 Hz supply and a certain mechanical load is coupled to
it. It is found that the magnitude of the stator current is equal to the rated
current of the machine but the machine is running at a speed higher than its
rated speed. Find the speed at which the machine is running. Also find the torque
developed by the machine.
Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EE - 2002 www.gateforum.com
Join discussion of this test paper at http://forum.gatementor.com
10. A 415 V, 2 pole, 3 phase, 50 Hz, star connected, non-salient pole synchronous
motor has synchronous reactance of 2 per phase and negligible stator
resistance. At a particular field excitation, it draws 20 A at unity power factor
from a 415 V, 3 phase, 50 Hz supply. The mechanical load on the motor is now
increased till the stator current is equal to 50A. The field excitation remains
unchanged. Determine:
(a) the per phase open circuit voltage Eo
(b) the developed power for the new operating condition and corresponding
power factor.
11. For the circuit shown in Fig.P11, IE = 1mA, = 99 and VBE = 0.7 V. Determine
(a) the current through R1 and RC.
(b) the output voltage Vo
(c) the value of RF
15V
RC= 1k
RF
Vo
R1= 17k
1 mA
1k
Vy
Determine the transfer function
V
12. for the RC network shown in Fig.P12(a).
x
This network is used as a feedback circuit in an oscillator circuit shown in
Fig.P12(b) to generate sinusoidal oscillations. Assuming that the operational
amplifier is ideal, determine RF for generating these oscillations. Also, determine
the oscillation frequency if R = 10 k and C = 100 pF.
RF
R C 1k
-
VO
+
VX R R
C VY
C
R C
(a) (b)
Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EE - 2002 www.gateforum.com
Join discussion of this test paper at http://forum.gatementor.com
13. The ripple counter shown in Fig.P13 is made up negative edge triggered J-E flips
flops. The signal levels at J and K inputs of all the flip-flops are maintained at
logic 1. Assume that all outputs are cleared just prior to applying the clock signal.
(a) Create a table of Q0,Q1,Q2 and A in the format given below for 10 successive
input cycles of the clock CLK1.
(b) Determine the module number of the counter.
(c) Modify the circuit of Fig.P13 to create a modulo-6 counter using the same
components used in the figure.
CLK1 Q2 Q1 Q0
Format for (a):
J Q0 J Q1 J Q2
K K K
14. A long lossless transmission line has a unity power factor (UPF) load at the
receiving end and an ac voltage source at the sending end (Fig.P14). the
parameters of the transmission line are as follows:
Characteristic impedance Zc =400, propagation constant =1.210-3 rad/km,
and length l = 100 km. The equation relating sending and receiving end
questions is Vs = Vr cos ( l ) + jZc sin ( l ) IR
Complete the maximum power that can be transferred to the UPF load at the
receiving end if Vs = 230kV .
Transmission Line IR
~
VS VR UPF Load
Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EE - 2002 www.gateforum.com
Join discussion of this test paper at http://forum.gatementor.com
15. Two transposed 3 phase lines run parallel to each other as shown in Fig.P15. the
equation describing the voltage drop in both lines is given below.
Va1 0.15 0.05 0.05 0.04 0.04 0.04 Ia1
V
b1 0.05 0.15 0.05 0.04 0.04 0.04 Ib1
Vc1 0.05 0.05 0.15 0.04 0.04 0.04 Ic1
= j
Va2 0.04 0.04 0.04 0.15 0.05 0.05 Ia2
V 0.04 0.04 0.04 0.05 0.15 0.05 Ib2
b2
Vc 2 0.04 0.04 0.04 0.05 0.05 0.15 Ic 2
Compute the self and mutual zero sequence impedances of this system i.e.
compute Z011, Z012, Z022 in the following equations
V01 = Z011 I01 + Z012 I02
V02 = Z021 I01 + Z022 I02
Where V01, V02, I01, I02 are the zero sequence voltage drops and currents for
the two lines respectively.
Pe
50 Hz
Infinite Bus
x x
1.00
~ E
17. A single input single output system with y as output and u as input, is described
d 2y dy du
by 2
+2 + 10y = 5 3u .
dt dt dt
For the above system find an input u(t), with zero initial condition, that produces
the same output as with no input and with the initial conditions.
( ) = 4, y
dy 0
dt
(0 ) = 1.
Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EE - 2002 www.gateforum.com
Join discussion of this test paper at http://forum.gatementor.com
18. Obtain a state variable representation of the system governed by the differential
d 2 y dy
equation 2
+ 2y = u ( t ) e1 , with the choice of state variables as
dt dt
dy
x1 = y , x2 = y et . Also find x2(t), given that u(t) is a unit step function and
dt
x2 (0) = 0.
19. The open loop transfer function of a unity feedback system is given by
2 (s + )
G (s) =
s ( s + 2 ) ( s + 10 )
Sketch the root locus as varies from 0 to . Find the angle and real axis
intercept of the asymptotes, breakaway points and the imaginary axis crossing
points, if any.
20. In Fig.P20, the ideal switch S is switched on and off with a switching frequency
f = 10 kHz. The switching time period is T = tON + tOFF = 100 s. The circuit is
operated in steady state at the boundary of continuous and discontinuous
conduction, so that the inductor current i is as shown in Fig.P20. Find
(a) The on-time tON of the switch.
(b) The value of the peak current IP.
S
OFF
ON ON
S
+ i -
100H 500V IP
100V - +
i
t
0
tON tOFF
21. In the circuit shown in Fig.P21, the source I is a dc current source. The switch S
is operated with a time period T and a duty ratio D. You may assume that the
capacitance C has a finite value which is large enough so that the voltage. Vc has
negligible ripple. Calculate the following under steady state conditions, in terms
of D, I and R.
(a) The voltage Vc, with the polarity shown in Figure P21.
(b) The average output voltage V0, with the polarity shown.
C
+ - +
VC
I S
R S
Vo ON OFF
DT
-
T
Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum
GATE EE - 2002 www.gateforum.com
Join discussion of this test paper at http://forum.gatementor.com
V1 V2
+100V +300V
100H
Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question
Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank,
interaction with IISc alumni in our online discussion forums, and more. For more details,
visit
www.gateforum.com
Think GATE Think GATE Forum