Arria 10 Altera

Arria 10 Device Datasheet
2016.02.11
A10-DATASHEET
Subscribe
Send Feedback
This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Arria 10 devices.
Arria 10 devices are offered in extended and industrial grades. Extended devices are offered in E1 (fastest), E2, and E3 speed grades. Industrial
grade devices are offered in the I1, I2, and I3 speed grades.
The suffix after the speed grade denotes the power options offered in Arria 10 devices.
LLow static power

SStandard power
MEnabled with the VCC PowerManager feature (you can power VCC and VCCP at nominal voltage of 0.90 V or lower voltage of 0.83 V)
VSupported with the SmartVID feature (lowest static power)
Related Information
Arria 10 Device Overview

Provides more information about the densities and packages of devices in the Arria 10 family.
Electrical Characteristics
The following sections describe the operating conditions and power consumption of Arria 10 devices.
Operating Conditions
Arria 10 devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Arria 10
devices, you must consider the operating requirements described in this section.
2016 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent
and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera
warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without
notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are
advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134
ISO
9001:2008
Registered
A10-DATASHEET
2016.02.11
Absolute Maximum Ratings
Absolute Maximum Ratings

This section defines the maximum operating conditions for Arria 10 devices. The values are based on experiments conducted with the devices and
theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.
Caution: Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at
the absolute maximum ratings for extended periods of time may have adverse effects on the device.
Table 1: Absolute Maximum Ratings for Arria 10 DevicesPreliminary
Symbol
(1)
Description
Condition
Minimum
Maximum
Unit
VCC
Core voltage power supply
0.50
1.21
VCCP
Periphery circuitry and transceiver fabric interface power

supply
0.50
1.21
VCCERAM
Embedded memory power supply
0.50
1.36
VCCPT
Power supply for programmable power technology and I/O

pre-driver
0.50
2.46
VCCBAT
Battery back-up power supply for design security volatile key

register
0.50
2.46
VCCPGM
Configuration pins power supply
(1)
0.50
2.46
VCCIO
I/O buffers power supply
3 V I/O
0.50
4.10
LVDS I/O
0.50
2.46
VCCA_PLL
Phase-locked loop (PLL) analog power supply
0.50
2.46
VCCT_GXB
Transmitter power
0.50
1.34
VCCR_GXB
Receiver power
0.50
1.34
VCCH_GXB
Transmitter output buffer power
0.50
2.46
VCCL_HPS
HPS core voltage and periphery circuitry power supply
0.50
1.27
VCCIO_HPS
HPS I/O buffers power supply
3 V I/O
0.50
4.10
LVDS I/O
0.50
2.46
The LVDS I/O values are applicable to all dedicated and dual-function configuration I/Os.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Maximum Allowed Overshoot and Undershoot Voltage
Symbol
Description
Condition
Minimum
Maximum
Unit
VCCIOREF_HPS
HPS I/O pre-driver power supply
0.50
2.46
VCCPLL_HPS
HPS PLL power supply
0.50
2.46
IOUT
DC output current per pin
25
25
mA
TJ
Operating junction temperature
55
125
TSTG
Storage temperature (no bias)
65
150
Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to 2.0 V for input currents less than
100 mA and periods shorter than 20 ns.
The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to
100% duty cycle.
For example, a signal that overshoots to 2.70 V for LVDS I/O can only be at 2.70 V for ~4% over the lifetime of the device.
Table 2: Maximum Allowed Overshoot During Transitions for Arria 10 DevicesPreliminary
This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The LVDS I/O
values are applicable to the VREFP_ADC and VREFN_ADC I/O pins.
Symbol
Vi (AC)
(2)
Description
AC input voltage
Condition (V)
Overshoot Duration as % at TJ = 100C
Unit
3.80
100
2.55
3.85
42
2.60
3.90
18
2.65
3.95
2.70
4.00
> 2.70
> 4.00
No overshoot allowed
LVDS I/O (2)
3 V I/O
2.50

Send Feedback
Altera Corporation
A10-DATASHEET
2016.02.11
Recommended Operating Conditions

This section lists the functional operation limits for the AC and DC parameters for Arria 10 devices.
Table 3: Recommended Operating Conditions for Arria 10 DevicesPreliminary
This table lists the steady-state voltage values expected from Arria 10 devices. Power supply ramps must all be strictly monotonic, without plateaus.
Symbol
VCC
VCCP
VCCPGM
VCCERAM
(3)
(4)
(5)
(6)
Description
Core voltage power supply
Periphery circuitry and transceiver

fabric interface power supply
Configuration pins power supply

Embedded memory power supply
Condition
Minimum (3)
Typical
Maximum (3)
Unit
Standard and low power
0.87
0.9 (4)
0.93
VCC PowerManager (5)
0.8, 0.87
0.83, 0.9
0.86, 0.93
SmartVID (6)
0.8
0.93
Standard and low power
0.87
0.93
VCC PowerManager (5)
0.8, 0.87
0.83, 0.9
0.86, 0.93
SmartVID (6)
0.8
0.93
1.8 V
1.71
1.8
1.89
1.5 V
1.425
1.5
1.575
1.2 V
1.14
1.2
1.26
0.9 V
0.87
0.9(4)
0.93
0.9
(4)
This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the
PDN tool for the additional budget for the dynamic tolerance requirements.
You can operate 1 and 2 speed grade devices at 0.9 V or 0.95 V typical value. You can operate -3 speed grade device at only 0.9 V typical value.
Core performance shown in this datasheet is applicable for the operation at 0.9 V. Operating at 0.95 V results in higher core performance and higher
power consumption. For more information about the performance and power consumption of 0.95 V operation, refer to the Quartus Prime
software timing reports, PowerPlay Power Analyzer report, and Early Power Estimator (EPE).
You can operate VCC PowerManager devices at either 0.83 V or 0.9 V. Power VCC and VCCP at 0.9 V to achieve 1 speed grade performance. Power
VCC and VCCP at 0.83 V to achieve lower performance using the lowest power.
SmartVID is supported in devices with 2V and 3V speed grades only.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Symbol
(7)
(8)
(9)
Description
VCCBAT (7)
Battery back-up power supply

(For design security volatile key
register)
VCCPT
Power supply for programmable

power technology and I/O pre-driver
VCCIO
(3)
I/O buffers power supply
Condition
Minimum (3)
Typical
Maximum (3)
Unit
1.8 V
1.71
1.8
1.89
1.2 V
1.14
1.2
1.26
1.8 V
1.71
1.8
1.89
3.0 V (for 3 V I/O only)
2.85
3.0
3.15
2.5 V (for 3 V I/O only)
2.375
2.5
2.625
1.8 V
1.71
1.8
1.89
1.5 V
1.425
1.5
1.575
1.35 V
(8)
1.35
(8)
1.25 V
1.19
1.25
1.31
1.2 V
(8)
1.2
(8)
VCCA_PLL
PLL analog voltage regulator power

supply
1.71
1.8
1.89
VREFP_ADC
Precision voltage reference for

voltage sensor
1.2475
1.25
1.2525
VI (9)
DC input voltage
3 V I/O
0.3
3.3
LVDS I/O
0.3
2.19
VO
Output voltage
VCCIO
TJ
Operating junction temperature
Extended
100
Industrial
40
100
If you do not use the design security feature in Arria 10 devices, connect VCCBAT to a 1.5-V or 1.8-V power supply. Arria 10 power-on reset (POR)
circuitry monitors VCCBAT. Arria 10 devices do not exit POR if VCCBAT is not powered up.
For minimum and maximum voltage values, refer to the I/O Standard Specifications section.

Send Feedback
Altera Corporation
A10-DATASHEET
2016.02.11
Transceiver Power Supply Operating Conditions
Symbol
tRAMP (10)(11)
Description
Power supply ramp time
Condition
Minimum (3)
Typical
Maximum (3)
Unit
Standard POR
200 s
100 ms
Fast POR
200 s
4 ms
Related Information
I/O Standard Specifications on page 17

Table 4: Transceiver Power Supply Operating Conditions for Arria 10 GX/SX DevicesPreliminary
Symbol
Description
Condition (12)
Minimum (13)
Typical
Maximum
Unit
Chip-to-Chip 17.4 Gbps
1.0
1.03
1.06
0.92
0.95
0.98
Or
VCCT_GXB[L,R]
Transmitter power supply
Backplane (14) 16.0 Gbps

Or
(3)
(10)
(11)
(12)
(13)
(14)
This is also applicable to HPS power supply. For HPS power supply, refer to tRAMP specifications for standard POR when HPS_PORSEL = 0 and
tRAMP specifications for fast POR when HPS_PORSEL = 1.
tramp is the ramp time of each individual power supply, not the ramp time of all combined power supplies.
These data rate ranges vary depending on the transceiver speed grade. Refer to Transceiver Performance for Arria 10 GX/SX Devices for exact data
rate ranges.
Backplane applications assume advanced equalization circuitry, such as decision feedback equalization (DFE), is enabled to compensate for signal
impairments. Chip-to-chip links are assumed to be applications with short reach channels that do not require DFE.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Symbol
Description
Condition (12)
Minimum (13)
Typical
Maximum
Unit
1.0
1.03
1.06
0.92
0.95
0.98
1.710
1.8
1.890
Or
VCCR_GXB[L,R]
Receiver power supply

Or
VCCH_GXB[L,R]
Transceiver high voltage

power
Note: Most VCCR_GXB and VCCT_GXB pins associated with unused transceiver channels can be grounded on a per-side basis to minimize
power consumption. Refer to the Arria 10 GX, GT, and SX Device Family Pin Connection Guidelines and the Quartus Prime pin report for
information about pinning out the package to minimize power consumption for your specific design.
(12)
(13)
These data rate ranges vary depending on the transceiver speed grade. Refer to Transceiver Performance for Arria 10 GX/SX Devices for exact data
rate ranges.

Send Feedback
Altera Corporation
A10-DATASHEET
2016.02.11
Table 5: Transceiver Power Supply Operating Conditions for Arria 10 GT DevicesPreliminary

Symbol
Description
Condition (15)
Minimum (13)
Typical
Maximum
Unit
Chip-to-Chip < 25.8 Gbps (16)
1.10
1.12
1.14
1.0
1.03
1.06
0.92
0.95
0.98
1.10
1.12
1.14
1.0
1.03
1.06
0.92
0.95
0.98
Or
Backplane (14) < 17.4 Gbps
Chip-to-Chip < 15 Gbps
VCCT_GXB[L,R]
Or
Transmitter power supply

Backplane
(14)
< 14.2 Gbps
Chip-to-Chip < 11.3 Gbps

Or
Or
Chip-to-Chip < 15 Gbps
VCCR_GXB[L,R]
Receiver power supply
Or
Or
(15)
These data rate ranges vary depending on the transceiver speed grade. Refer to Transceiver Performance for Arria 10 GT Devices table for exact data
rate ranges.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
HPS Power Supply Operating Conditions
Description
Condition (15)
Minimum (13)
Typical
Maximum
Unit
Transceiver high voltage power

supply
1.710
1.8
1.890
Symbol
VCCH_GXB[L,R]
Related Information
Transceiver Performance for Arria 10 GT Devices on page 26

Provides the data rate ranges for different transceiver speed grades.
Transceiver Performance for Arria 10 GX/SX Devices on page 23
Provides the data rate ranges for different transceiver speed grades.
Arria 10 GX, GT, and SX Device Family Pin Connection Guidelines
HPS Power Supply Operating Conditions
Table 6: HPS Power Supply Operating Conditions for Arria 10 SX DevicesPreliminary
This table lists the steady-state voltage and current values expected from Arria 10 system-on-a-chip (SoC) devices with ARM-based hard processor system
(HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to Recommended Operating Conditions for Arria 10 Devices table for
the steady-state voltage values expected from the FPGA portion of the Arria 10 SoC devices.
Symbol
VCCL_HPS
VCCIO_HPS
(15)
(16)
(17)
Description
HPS core voltage and periphery

circuitry power supply
HPS I/O buffers power supply
Condition
Minimum (17)
Typical
Maximum (17)
Unit
HPS processor speed =

1.2 GHz
0.87
0.9
0.93
HPS processor speed =

1.5 GHz, 1 speed grade
0.92
0.95
0.98
3.0 V
2.85
3.0
3.15
2.5 V
2.375
2.5
2.625
1.8 V
1.71
1.8
1.89
These data rate ranges vary depending on the transceiver speed grade. Refer to Transceiver Performance for Arria 10 GT Devices table for exact data
rate ranges.
25.8 Gbps is the maximum data rate for GT channels. 17.4 Gbps is the maximum data rate for GX channels.

Send Feedback
Altera Corporation
10
A10-DATASHEET
2016.02.11
DC Characteristics
Symbol
Description
Condition
Minimum (17)
Typical
Maximum (17)
Unit
VCCIOREF_HPS
HPS I/O pre-driver power supply
1.71
1.8
1.89
VCCPLL_HPS
HPS PLL analog voltage regulator

power supply
1.71
1.8
1.89
Related Information
Recommended Operating Conditions on page 4

Provides the steady-state voltage values for the FPGA portion of the device.
DC Characteristics
The OCT variation after power-up calibration specifications will be available in a future release of the Arria 10 Device Datasheet.
Supply Current and Power Consumption
Altera offers two ways to estimate power for your designthe Excel-based Early Power Estimator (EPE) and the Quartus Prime PowerPlay Power
Analyzer feature.
Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the
device power because these currents vary greatly with the usage of the resources.
The Quartus Prime PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-androute. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when
combined with detailed circuit models, yield very accurate power estimates.
Related Information
PowerPlay Early Power Estimator User Guide

Provides more information about power estimation tools.
PowerPlay Power Analysis chapter, Quartus Prime Handbook
Provides more information about power estimation tools.
(17)
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
11
I/O Pin Leakage Current
I/O Pin Leakage Current

Table 7: I/O Pin Leakage Current for Arria 10 DevicesPreliminary
If VO = VCCIO to VCCIOMAX, 300 A of leakage current per I/O is expected.
Symbol
Description
Condition
Min
Max
Unit
II
Input pin
VI = 0 V to VCCIOMAX
80
80
IOZ
Tri-stated I/O pin
VO = 0 V to VCCIOMAX
80
80
Bus Hold Specifications

The bus-hold trip points are based on calculated input voltages from the JEDEC standard.
Table 8: Bus Hold Parameters for Arria 10 DevicesPreliminary
VCCIO (V)
Parameter
(18)
(19)
Symbol
Condition
1.2
1.5
1.8
2.5
3.0
Unit
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Bus-hold,
low,
sustaining
current
ISUSL
VIN > VIL

(max)
8 (18),
26 (19)
12 (18),
32 (19)
30 (18),
55 (19)
60
70
Bus-hold,
high,
sustaining
current
ISUSH
VIN < VIH

(min)
8 (18),
26 (19)
12 (18),
32 (19)
30 (18),
55 (19)
60
70
Bus-hold,
low,
overdrive
current
IODL
0 V < VIN
< VCCIO
125
175
200
300
500
This value is only applicable for LVDS I/O bank.

This value is only applicable for 3 V I/O bank.

Send Feedback
Altera Corporation
12
A10-DATASHEET
2016.02.11
OCT Calibration Accuracy Specifications
VCCIO (V)
Parameter
Symbol
Condition
1.2
1.5
1.8
2.5
3.0
Unit
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Bus-hold,
high,
overdrive
current
IODH
0 V < VIN
< VCCIO
125
175
200
300
500
Bus-hold
trip point
VTRIP
0.3
0.9
0.38
1.13
0.68
1.07
0.70
1.7
0.8
OCT Calibration Accuracy Specifications

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration
block.
Table 9: OCT Calibration Accuracy Specifications for Arria 10 DevicesPreliminary
Calibration accuracy for the calibrated on-chip series termination (RS OCT) and on-chip parallel termination (RT OCT) are applicable at the moment of
calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.
Symbol
Description
Condition (V)
Calibration Accuracy
E1, I1
E2, I2
E3, I3
Unit
48-, 60-, 80-,

and 240- RS
Internal series termination with

calibration (48-, 60-, 80-, and
240- setting)
VCCIO = 1.2
15
15
15
34- and 40- RS

calibration (34- and 40- setting)
VCCIO = 1.5, 1.35, 1.25,

1.2
15
15
15
25- RS

calibration
VCCIO = 1.8, 1.5, 1.2
15
15
15
50- RS

calibration
VCCIO = 1.8, 1.5, 1.2
15
15
15
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
OCT Without Calibration Resistance Tolerance Specifications
Symbol
Description
Condition (V)
POD12 I/O standard,
Calibration Accuracy
13
Unit
E1, I1
E2, I2
E3, I3
15
15
15
34-, 40-, 48-,

and 60- RS

calibration (34-, 40-, 48-, and
60-setting)
34-, 40-, 48-,

60-, 80-, 120-,
and 240- RT
Internal parallel termination with

POD12 I/O standard,
calibration (34-, 40-, 48-, 60-,
VCCIO = 1.2
80-, 120-, and 240- setting)
15
15
15
60- and 120- RT

VCCIO = 1.5, 1.35, 1.25,
calibration (60- and 120- setting) 1.2
10 to +40
10 to +40
10 to +40
30- and 40- RT

calibration (30- and 40- setting)
VCCIO = 1.5, 1.35, 1.25
10 to +40
10 to +40
10 to +40
50- RT

calibration (50- setting)
VCCIO = 1.8, 1.5, 1.2
10 to +40
10 to +40
10 to +40
VCCIO = 1.2

Table 10: OCT Without Calibration Resistance Tolerance Specifications for Arria 10 DevicesPreliminary
This table lists the Arria 10 OCT without calibration resistance tolerance to PVT changes.
Symbol
25- RS
34- RS

Send Feedback
Description
Internal series termination without

calibration
(25- setting)
calibration
(34- setting)
Condition (V)
Resistance Tolerance
Unit
E1, I1
E2, I2
E3, I3
VCCIO = 2.5, 3.0
40 to +30
40
40
VCCIO = 1.8, 1.5
50 to +30
50
50
VCCIO = 1.2
50 to +30
50
50
VCCIO = 1.5, 1.35, 1.25
50 to +30
50
50
VCCIO = 1.2
50 to +30
50
50
POD12 I/O standard
50 to +30
50
50
Altera Corporation
14
A10-DATASHEET
2016.02.11
Symbol
40- RS
Description

calibration
(40- setting)
48- RS

calibration(48- setting)
50- RS

calibration
(50- setting)
Condition (V)
Resistance Tolerance
Unit
E1, I1
E2, I2
E3, I3
VCCIO = 1.5, 1.35, 1.25
50 to +30
50
50
VCCIO = 1.2
50 to +30
50
50
POD12 I/O standard
50 to +30
50
50
VCCIO = 1.2
50 to +30
50
50
POD12 I/O standard
50 to +30
50
50
VCCIO = 2.5, 3.0
40 to +30
40
40
VCCIO = 1.8, 1.5
50 to +30
50
50
VCCIO = 1.2
50 to +30
50
50
50 to +30
50
50
25
35
40
50 to +30
50
50
60- RS

calibration
(60- setting)
VCCIO = 1.2
100- RD
Internal differential termination

(100- setting)
VCCIO = 1.8, 1.5
120- RS

calibration
(120- setting)
VCCIO = 1.2
Figure 1: Equation for OCT Variation Without RecalibrationPreliminary
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Pin Capacitance
15
The definitions for the equation are as follows:
The ROCT value calculated shows the range of OCT resistance with the variation of temperature and VCCIO.
RSCAL is the OCT resistance value at power-up.
T is the variation of temperature with respect to the temperature at power up.
V is the variation of voltage with respect to the VCCIO at power up.
dR/dT is the percentage change of RSCAL with temperature.
dR/dV is the percentage change of RSCAL with voltage.
Pin Capacitance
Table 11: Pin Capacitance for Arria 10 DevicesPreliminary
Symbol
Description
Value
Unit
CIO_COLUMN
Input capacitance on column I/O pins
2.5
pF
COUTFB
Input capacitance on dual-purpose clock output/feedback pins
2.5
pF
Internal Weak Pull-Up and Weak Pull-Down Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up. The weak pull-down feature is only available for the
pins as described in the Internal Weak Pull-Down Resistor Values for Arria 10 Devices table.

Send Feedback
Altera Corporation
16
A10-DATASHEET
2016.02.11
Internal Weak Pull-Up and Weak Pull-Down Resistor
Table 12: Internal Weak Pull-Up Resistor Values for Arria 10 DevicesPreliminary
Symbol
Description
Value of the I/O pin pull-up resistor before and during

configuration, as well as user mode if you have enabled the
programmable pull-up resistor option.
RPU
Condition (V) (20)
Value (21)
Unit
VCCIO = 3.0 5%
25
VCCIO = 2.5 5%
25
VCCIO = 1.8 5%
25
VCCIO = 1.5 5%
25
VCCIO = 1.35 5%
25
VCCIO = 1.25 5%
25
VCCIO = 1.2 5%
25
Table 13: Internal Weak Pull-Down Resistor Values for Arria 10 DevicesPreliminary
Pin Name
nIO_PULLUP
Description
Dedicated input pin that determines the

internal pull-ups on user I/O pins and dualpurpose I/O pins.
Dedicated JTAG test clock input pin.
TCK
MSEL[0:2]
Configuration input pins that set the

configuration scheme for the FPGA device.
Value (21)
Unit
VCC = 0.9 3.33%
25
VCCPGM = 1.8 5 %
25
VCCPGM = 1.5 5%
25
VCCPGM = 1.2 5%
25
VCCPGM = 1.8 5%
25
VCCPGM = 1.5 5%
25
VCCPGM = 1.2 5%
25
Condition (V)
Related Information
Arria 10 Device Family Pin Connection Guidelines

Provides more information about the pins that support internal weak pull-up and internal weak pull-down features.
(20)
(21)
Pin pull-up resistance values may be lower if an external source drives the pin higher than VCCIO.
Valid with 25% tolerances to cover changes over PVT.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
17
I/O Standard Specifications
I/O Standard Specifications

Tables in this section list the input voltage (VIH and VIL), output voltage (VOH and VOL), and current drive characteristics (IOH and IOL) for various
I/O standards supported by Arria 10 devices.
For minimum voltage values, use the minimum VCCIO values. For maximum voltage values, use the maximum VCCIO values.
You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.
Related Information
Recommended Operating Conditions on page 4
Single-Ended I/O Standards Specifications

Table 14: Single-Ended I/O Standards Specifications for Arria 10 DevicesPreliminary
(22)
VCCIO (V)
VIL (V)
VIH (V)
VOL (V)
VOH (V)
Min
Typ
Max
Min
Max
Min
Max
Max
Min
IOL (22)
(mA)
3.0-V
LVTTL
2.85
3.15
0.3
0.8
1.7
3.3
0.4
2.4
3.0-V
LVCMOS
2.85
3.15
0.3
0.8
1.7
3.3
0.2
VCCIO 0.2
0.1
0.1
2.5 V
2.375
2.5
2.625
0.3
0.7
1.7
3.3
0.4
1.8 V
1.71
1.8
1.89
0.3
0.35 VCCIO
0.65 VCCIO
VCCIO + 0.3
0.45
VCCIO 0.45
1.5 V
1.425
1.5
1.575
0.3
0.35 VCCIO
0.65 VCCIO
VCCIO + 0.3
0.25 VCCIO
0.75 VCCIO
1.2 V
1.14
1.2
1.26
0.3
0.35 VCCIO
0.65 VCCIO
VCCIO + 0.3
0.25 VCCIO
0.75 VCCIO
I/O Standard
IOH (22) (mA)
To meet the IOL and IOH specifications, you must set the current strength settings accordingly. For example, to meet the 3.0-V LVTTL specification
(2 mA), you should set the current strength settings to 2 mA. Setting at lower current strength may not meet the IOL and IOH specifications in the
datasheet.

Send Feedback
Altera Corporation
18
A10-DATASHEET
2016.02.11
Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications
Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

Table 15: Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Arria 10 DevicesPreliminary
I/O Standard
VCCIO (V)
VREF (V)
VTT (V)
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
SSTL-18
Class I, II
1.71
1.8
1.89
0.833
0.9
0.969
VREF 0.04
VREF
VREF + 0.04
SSTL-15
Class I, II
1.425
1.5
1.575
0.49 VCCIO
0.5 VCCIO
0.51 VCCIO
0.49 VCCIO
0.5 VCCIO
0.51 VCCIO
SSTL-135
1.283
1.35
1.418
0.49 VCCIO
0.5 VCCIO
0.51 VCCIO
0.49 VCCIO
0.5 VCCIO
0.51 VCCIO
SSTL-125
1.19
1.25
1.31
0.49 VCCIO
0.5 VCCIO
0.51 VCCIO
0.49 VCCIO
0.5 VCCIO
0.51 VCCIO
SSTL-12
1.14
1.2
1.26
0.49 VCCIO
0.5 VCCIO
0.51 VCCIO
0.49 VCCIO
0.5 VCCIO
0.51 VCCIO
HSTL-18
Class I, II
1.71
1.8
1.89
0.85
0.9
0.95
VCCIO/2
HSTL-15
Class I, II
1.425
1.5
1.575
0.68
0.75
0.9
VCCIO/2
HSTL-12
Class I, II
1.14
1.2
1.26
0.47 VCCIO
0.5 VCCIO
0.53 VCCIO
VCCIO/2
HSUL-12
1.14
1.2
1.3
0.49 VCCIO
0.5 VCCIO
0.51 VCCIO
POD12
1.16
1.2
1.24
0.69 VCCIO
0.7 VCCIO
0.71 VCCIO
VCCIO
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
19
Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications
Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

Table 16: Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Arria 10 DevicesPreliminary
(23)
VIL(DC) (V)
VIH(DC) (V)
VIL(AC) (V)
VIH(AC) (V)
VOL (V)
VOH (V)
Min
Max
Min
Max
Max
Min
Max
Min
IOL (23)
(mA)
SSTL-18
Class I
0.3
VREF 0.125
VREF + 0.125
VCCIO + 0.3
VREF 0.25
VREF + 0.25
VTT 0.603
VTT + 0.603
6.7
6.7
SSTL-18
Class II
0.3
VREF 0.125
VREF + 0.125
VCCIO + 0.3
VREF 0.25
VREF + 0.25
0.28
VCCIO 0.28
13.4
13.4
SSTL-15
Class I
VREF 0.1
VREF + 0.1
VREF 0.175
VREF + 0.175
0.2 VCCIO
0.8 VCCIO
SSTL-15
Class II
VREF 0.1
VREF + 0.1
VREF 0.175
VREF + 0.175
0.2 VCCIO
0.8 VCCIO
16
16
SSTL-135
VREF 0.09
VREF + 0.09
VREF 0.16
VREF + 0.16
0.2 VCCIO
0.8 VCCIO
SSTL-125
VREF 0.09
VREF + 0.09
VREF 0.15
VREF + 0.15
0.2 VCCIO
0.8 VCCIO
SSTL-12
VREF 0.10
VREF + 0.10
VREF 0.15
VREF + 0.15
0.2 VCCIO
0.8 VCCIO
HSTL-18
Class I
VREF 0.1
VREF + 0.1
VREF 0.2
VREF + 0.2
0.4
VCCIO 0.4
HSTL-18
Class II
VREF 0.1
VREF + 0.1
VREF 0.2
VREF + 0.2
0.4
VCCIO 0.4
16
16
HSTL-15
Class I
VREF 0.1
VREF + 0.1
VREF 0.2
VREF + 0.2
0.4
VCCIO 0.4
HSTL-15
Class II
VREF 0.1
VREF + 0.1
VREF 0.2
VREF + 0.2
0.4
VCCIO 0.4
16
16
HSTL-12
Class I
0.15
VREF 0.08
VREF + 0.08
VCCIO + 0.15
VREF 0.15
VREF + 0.15
0.25 VCCIO
0.75 VCCIO
I/O Standard
IOH (23)
(mA)
To meet the IOL and IOH specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification
datasheet.

Send Feedback
Altera Corporation
20
A10-DATASHEET
2016.02.11
Differential SSTL I/O Standards Specifications
VIL(DC) (V)
VIH(DC) (V)
VIL(AC) (V)
VIH(AC) (V)
VOL (V)
VOH (V)
Min
Max
Min
Max
Max
Min
Max
Min
IOL (23)
(mA)
HSTL-12
Class II
0.15
VREF 0.08
VREF + 0.08
VCCIO + 0.15
VREF 0.15
VREF + 0.15
0.25 VCCIO
0.75 VCCIO
16
16
HSUL-12
VREF 0.13
VREF + 0.13
VREF 0.22
VREF + 0.22
0.1 VCCIO
0.9 VCCIO
0.15
VREF 0.08
VREF + 0.08
VCCIO + 0.15
VREF 0.15
VREF + 0.15
(0.7 0.15)
VCCIO
(0.7 + 0.15)
VCCIO
I/O Standard
POD12
IOH (23)
(mA)
Differential SSTL I/O Standards Specifications

Table 17: Differential SSTL I/O Standards Specifications for Arria 10 DevicesPreliminary
I/O Standard
(23)
(24)
VCCIO (V)
VSWING(DC) (V)
VSWING(AC) (V)
VIX(AC) (V)
Min
Typ
Max
Min
Max
Min
Max
Min
Typ
Max
SSTL-18
Class I, II
1.71
1.8
1.89
0.25
VCCIO + 0.6
0.5
VCCIO + 0.6
VCCIO/2
0.175
VCCIO/2 + 0.175
SSTL-15
Class I, II
1.425
1.5
1.575
0.2
(24)
2(VIH(AC)
VREF)
2(VREF
VIL(AC))
VCCIO/2
0.15
VCCIO/2 + 0.15
SSTL-135
1.283
1.35
1.45
0.18
(24)
2(VIH(AC)
VREF)
2(VIL(AC)
VREF)
VCCIO/2
0.15
VCCIO/2
VCCIO/2 + 0.15
SSTL-125
1.19
1.25
1.31
0.18
(24)
2(VIH(AC)
VREF)
2(VIL(AC)
VREF)
VCCIO/2
0.15
VCCIO/2
VCCIO/2 + 0.15
SSTL-12
1.14
1.2
1.26
0.16
(24)
2(VIH(AC)
VREF)
2(VIL(AC)
VREF)
VREF 0.15
VCCIO/2
VREF + 0.15
POD12
1.16
1.2
1.24
0.16
0.3
VREF 0.08
VREF + 0.08
To meet the IOL and IOH specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification
datasheet.
The maximum value for VSWING(DC) is not defined. However, each single-ended signal needs to be within the respective single-ended limits (VIH(DC)
and VIL(DC)).
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Differential HSTL and HSUL I/O Standards Specifications
21
Differential HSTL and HSUL I/O Standards Specifications

Table 18: Differential HSTL and HSUL I/O Standards Specifications for Arria 10 DevicesPreliminary
VCCIO (V)
I/O Standard
VDIF(DC) (V)
VDIF(AC) (V)
VIX(AC) (V)
VCM(DC) (V)
Min
Typ
Max
Min
Max
Min
Max
Min
Typ
Max
Min
Typ
Max
HSTL-18
Class I, II
1.71
1.8
1.89
0.2
0.4
0.78
1.12
0.78
1.12
HSTL-15
Class I, II
1.425
1.5
1.575
0.2
0.4
0.68
0.9
0.68
0.9
HSTL-12
Class I, II
1.14
1.2
1.26
0.16
VCCIO +
0.3
0.3
VCCIO +
0.48
0.5
VCCIO
0.4
VCCIO
0.5
VCCIO
0.6
VCCIO
HSUL-12
1.14
1.2
1.3
2(VIH(DC)
VREF)
2(VREF
VIH(DC))
2(VIH(AC)
VREF)
2(VREF
VIH(AC))
0.5
VCCIO
0.12
0.5
VCCIO
0.5
VCCIO
+0.12
0.4
VCCIO
0.5
VCCIO
0.6
VCCIO
Differential I/O Standards Specifications

Table 19: Differential I/O Standards Specifications for Arria 10 DevicesPreliminary
Differential inputs are powered by VCCPT which requires 1.8 V.
I/O Standard
PCML
(25)
(26)
VID (mV) (25)
VCCIO (V)
Min
Typ
Max
Min
Condition
VICM(DC) (V)
Max
Min
Condition
VOD (V)
Max
Min
Typ
(26)
VOCM (V)
Max
Min
Typ
(26)
Max
Transmitter, receiver, and input reference clock pins of high-speed transceivers use the CML I/O standard. For transmitter, receiver, and
reference clock I/O pin specifications, refer to Transceiver Specifications for Arria 10 GX, SX, and GT Devices table.
The minimum VID value is applicable over the entire common mode range, VCM.
RL range: 90 RL 110 .

Send Feedback
Altera Corporation
22
A10-DATASHEET
2016.02.11
Switching Characteristics
I/O Standard
LVDS
VID (mV) (25)
VCCIO (V)
Min
Typ
Max
Min
Condition
VCM =
1.25 V
VICM(DC) (V)
Max
Min
Condition
Max
DMAX
700 Mbps
1.85
DMAX >
700 Mbps
1.6
(26)
VOCM (V)
(26)
Min
Typ
Max
Min
Typ
Max
0.247
0.6
1.125
1.25
1.375
1.71
1.8
1.89
100
RSDS (HIO)
1.71
1.8
1.89
100
VCM =
1.25 V
0.3
1.4
0.1
0.2
0.6
0.5
1.2
1.4
Mini-LVDS
(HIO) (29)
1.71
1.8
1.89
200
600
0.4
1.325
0.25
600
1.2
1.4
0.6
DMAX
700 Mbps
1.7
DMAX >
700 Mbps
1.6
(27)
(28)
LVPECL (30)
1.71
1.8
1.89
300
VOD (V)
Related Information
Transceiver Specifications for Arria 10 GX, SX, and GT Devices on page 28

Provides the specifications for transmitter, receiver, and reference clock I/O pin.
Switching Characteristics
This section provides the performance characteristics of Arria 10 core and periphery blocks for extended grade devices.
(25)
(26)
(27)
(28)
(29)
(30)
The minimum VID value is applicable over the entire common mode range, VCM.
RL range: 90 RL 110 .
For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rates above 700 Mbps and 0 V to
1.85 V for data rates below 700 Mbps.
For optimized RSDS receiver performance, the receiver voltage input range must be within 0.3 V to 1.4 V.
For optimized Mini-LVDS receiver performance, the receiver voltage input range must be within 0.4 V to 1.325 V.
For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rates above 700 Mbps and
0.45 V to 1.95 V for data rates below 700 Mbps.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Transceiver Performance Specifications
23
Transceiver Performance Specifications

Transceiver Performance for Arria 10 GX/SX Devices
Table 20: Transmitter and Receiver Data Rate PerformancePreliminary
Symbol/Description
Condition
Transceiver
Transceiver
Transceiver
Transceiver
Transceiver
Speed Grade 5
Speed Grade 1 Speed Grade 2 Speed Grade 3 Speed Grade 4
(31)
Unit
Maximum data rate

VCCR_GXB = VCCT_GXB
= 1.03 V
Chip-to-Chip (32)
17.4
15
14.2
12.5
Gbps
11.3
11.3
11.3
11.3
Gbps
Maximum data rate

VCCR_GXB = VCCT_GXB
= 0.95 V
Minimum Data Rate
1.0 (33)
Gbps
Maximum data rate

VCCR_GXB = VCCT_GXB
= 1.03 V
Backplane (32)
Minimum Data Rate
(31)
(33)
14.2
12.5
10.3125
6.5536
Gbps
10.3125
10.3125
10.3125
10.3125
6.5536
Gbps
Maximum data rate

VCCR_GXB = VCCT_GXB
= 0.95 V
(32)
16
1.0 (33)
Gbps
Transceiver speed grade 5 supports PCI Express (PCIe) Gen3.

Arria 10 transceivers can support data rates down to 125 Mbps with over sampling.

Send Feedback
Altera Corporation
24
A10-DATASHEET
2016.02.11
Transceiver Performance for Arria 10 GX/SX Devices
Table 21: ATX PLL PerformancePreliminary

Symbol/Descrip
tion
Supported
Output
Frequency
Condition
Maximum
Frequency
Transceiver
Speed Grade 1
Transceiver
Speed Grade 2
Transceiver
Speed Grade 3
Transceiver
Speed Grade 4
Transceiver
Speed Grade 5
Unit
8.7
7.5
7.1
6.25
GHz
Minimum
Frequency
500
MHz
Table 22: Fractional PLL PerformancePreliminary

Symbol/
Description
Supported
Output
Frequency
Condition
Maximum
Frequency
Transceiver
Speed Grade 1
Transceiver
Speed Grade 2
Transceiver
Speed Grade 3
Transceiver
Speed Grade 4
Transceiver
Speed Grade 5
Unit
6.25
6.25
6.25
6.25
GHz
Minimum
Frequency
500
MHz
Table 23: CMU PLL PerformancePreliminary

Symbol/
Description
Supported
Output
Frequency
Condition
Maximum
Frequency
Transceiver
Speed Grade 1
Transceiver
Speed Grade 2
Transceiver
Speed Grade 3
Transceiver
Speed Grade 4
Transceiver
Speed Grade 5
Unit
5.15625
5.15625
5.15625
5.15625
GHz
Minimum
Frequency
500
MHz
Related Information
Transceiver Power Supply Operating Conditions on page 6
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
High-Speed Serial Transceiver-Fabric Interface Performance for Arria 10...
25
High-Speed Serial Transceiver-Fabric Interface Performance for Arria 10 GX/SX Devices

Table 24: High-Speed Serial Transceiver-Fabric Interface Performance for Arria 10 GX/SX DevicesPreliminary
Core Speed Grade with Power Options
Symbol/Description
Condition (V)
-E1M /
-I1M
-E1L / -E1S / -I1L
-E2L / -I2L
-E3S /
-I3S / M3
Unit
20-bit interface - FIFO
VCC = 0.9
516
516
400
400
MHz
20-bit interface - Registered
VCC = 0.9
491
491
400
400
MHz
VCC = 0.9
441
441
404
335
MHz
VCC = 0.9
441
441
404
335
MHz
VCC = 0.9
272
272
234
222
MHz
VCC = 0.9
272
272
234
222
MHz
PCIe Gen3 HIP-Fabric interface
VCC = 0.9
300
300
250
250
MHz
VCC = 0.83
400
MHz
VCC = 0.83
400
MHz
VCC = 0.83
335
MHz
VCC = 0.83
335
MHz
VCC = 0.83
222
MHz
VCC = 0.83
222
MHz
VCC = 0.83
250
MHz

Send Feedback
Altera Corporation
26
A10-DATASHEET
2016.02.11
Transceiver Performance for Arria 10 GT Devices
Transceiver Performance for Arria 10 GT Devices

Table 25: Transmitter and Receiver Data Rate PerformancePreliminary
Symbol/Description
Condition
Maximum data rate

VCCR_GXB = VCCT_GXB = 1.12 V
Maximum data rate
Chip-to-chip (34)

Maximum data rate
Minimum data rate
Maximum data rate
Maximum data rate
Backplane (34)

Maximum data rate
Minimum data rate
(34)
(35)
(36)
Transceiver
Speed Grade 1
Transceiver
Speed Grade 2
Unit
GT Channel (35)
25.8
25.8
Gbps
GX Channel
17.4
15
Gbps
GX Channel
14.2
12.5
Gbps
GX Channel
11.3
11.3
Gbps
GT Channel
1.0 (36)
GX Channel
Gbps
GX Channel
17.4
14.2
Gbps
GX Channel
14.2
12.5
Gbps
GX Channel
10.3125
10.3125
Gbps
GX Channel
1.0 (36)
Gbps
GT channels are only available when VCCT_GXB = 1.12 V and VCCR_GXB = 1.12 V.
Arria 10 transceivers can support data rates down to 125 Mbps with over sampling.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
High-Speed Serial Transceiver-Fabric Interface Performance for Arria 10...
27
Table 26: ATX PLL PerformancePreliminary

Symbol/Description
Supported Output
Frequency
Condition
Transceiver Speed Grade 1 Transceiver Speed Grade 2
Unit
Maximum frequency
12.9
GHz
Minimum frequency
500
MHz
Unit
Maximum frequency
6.25
GHz
Minimum frequency
500
MHz
Unit
Maximum frequency
5.15625
GHz
Minimum frequency
500
MHz
Table 27: Fractional PLL PerformancePreliminary

Symbol/Description
Supported Output
Frequency
Condition
Table 28: CMU PLL PerformancePreliminary

Symbol/Description
Supported Output
Frequency
Condition
Related Information
Transceiver Power Supply Operating Conditions on page 6
High-Speed Serial Transceiver-Fabric Interface Performance for Arria 10 GT Devices

Table 29: High-Speed Serial Transceiver-Fabric Interface Performance for Arria 10 GT DevicesPreliminary
Symbol/Description
Condition (V)

-1
-2
Unit
VCC = 0.9
400
MHz
VCC = 0.9
400
MHz
VCC = 0.9
404
MHz
VCC = 0.9
404
MHz

Send Feedback
Altera Corporation
28
A10-DATASHEET
2016.02.11
Transceiver Specifications for Arria 10 GX, SX, and GT Devices
Symbol/Description
Condition (V)
-1
Unit
-2
VCC = 0.9
407
MHz
VCC = 0.9
407
MHz
VCC = 0.9
250
MHz

Table 30: Reference Clock SpecificationsPreliminary
Symbol/Description
Supported I/O Standards
Condition
Transceiver Speed Grades 1, 2, 3, 4, and 5

Min
Dedicated reference clock

pin
Typ
Unit
Max
CML, Differential LVPECL, LVDS, and HCSL
RX reference clock pin
CML, Differential LVPECL, and LVDS
Input Reference Clock Frequency (CMU

PLL)
61
800
MHz
Input Reference Clock Frequency (ATX

PLL)
100
800
MHz
Input Reference Clock Frequency (fPLL

PLL)
20
800
MHz
Rise time
20% to 80%
400
ps
Fall time
80% to 20%
400
ps
Duty cycle
45
55
Spread-spectrum modulating clock

frequency
PCIe
30
33
kHz
Spread-spectrum downspread
PCIe
0 to 0.5
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Symbol/Description

Min
Typ
Max
Unit
On-chip termination resistors
100
1.6
Absolute VMAX
Dedicated reference clock

pin
RX reference clock pin
1.2
Absolute VMIN
0.4
Peak-to-peak differential input voltage
200
1600
mV
VCCR_GXB = 0.95 V
0.95
VCCR_GXB = 1.03 V
1.03
VCCR_GXB = 1.12 V
1.12
HCSL I/O standard for

PCIe reference clock
250
550
mV
100 Hz
70
dBc/Hz
1 kHz
90
dBc/Hz
10 kHz
100
dBc/Hz
100 kHz
110
dBc/Hz
1 MHz
120
dBc/Hz
4.2
ps (rms)
2.0 k 1%
VICM (AC coupled)

VICM (DC coupled)
Transmitter REFCLK Phase Noise (622

MHz) (37)
(37)
Condition
Transmitter REFCLK Phase Jitter (100

MHz)
1.5 to 100 MHz (PCIe)
RREF
TSSC-MAX-PERIOD-SLEW
Max SSC df/dt
29
0.75
To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f (MHz) =
REFCLK phase noise at 622 MHz + 20*log(f/622).

Send Feedback
Altera Corporation
30
A10-DATASHEET
2016.02.11
Table 31: Transceiver Clocks SpecificationsPreliminary

Symbol/Description
CLKUSR pin for
transceiver
calibration
reconfig_clk
Condition
Unit
Min
Typ
Max
Transceiver
Calibration
100
125
MHz
Reconfiguration
interface
100
125
MHz
Channel Span
Unit
Table 32: Transceiver Clock Network Maximum Data Rate Specifications

Clock Network
(38)
Maximum Performance
ATX (38)
fPLL
CMU
x1
17.4
12.5
10.3125
6 channels
Gbps
x6
17.4
12.5
N/A
6 channels
Gbps
x6 PLL feedback
17.4
12.5
N/A
Side-wide
Gbps
xN at 0.95 V
10.5
10.5
N/A
Up two banks and

down two banks
Gbps
xN at 1.03 V
15.0
12.5
N/A
Up two banks and

down two banks
Gbps
xN at 1.12 V
16.0
12.5
N/A
Up two banks and

down two banks
Gbps
ATX maximum data rate support per speed grade.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
31
Table 33: Receiver SpecificationsPreliminary

Symbol/Description
Supported I/O
Standards
Condition
Typ
Max
Unit
High Speed Differential I/O, CML, Differential LVPECL, and LVDS
1.2
Absolute VMIN for
a receiver pin (39)
-0.4
1.6
2.0
2.0
2.4
Maximum peakVCCR_GXB = 1.12 V

to-peak differen
VCCR_GXB = 1.03 V
tial input voltage
VID (diff p-p) after
device configura VCCR_GXB = 0.95 V
tion (40)
(39)
Min
Absolute VMAX for
a receiver pin (39)
Maximum peakto-peak differen

tial input voltage
VID (diff p-p)
before device
configuration (40)
(40)
The device cannot tolerate prolonged operation at this absolute maximum.

DC coupling specifications are pending silicon characterization.

Send Feedback
Altera Corporation
32
A10-DATASHEET
2016.02.11
Symbol/Description
(43)
(44)
(45)
Unit
Typ
Max
50
mV
85- setting
85 30%
100- setting
100 30%
VCCR_GXB = 0.95 V
VICM (AC and DC
VCCR_GXB = 1.03 V
coupled)
VCCR_GXB = 1.12 V
600
mV
700
mV
700
mV
tLTR(42)
10
tLTD(43)
tLTD_manual(44)
tLTR_LTD_manual(45)
15
Run Length
200
UI
Differential onchip termination

resistors
(42)

Min
Minimum
differential eye
opening at
receiver serial
input pins (41)
(41)
Condition
The differential eye opening specification at the receiver input pins assumes that Receiver Equalization is disabled. If you enable Receiver Equaliza
tion, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
tLTR is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
tLTD is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.
tLTD_manual is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is
functioning in the manual mode.
tLTR_LTD_manual is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the
CDR is functioning in the manual mode.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Symbol/Description
CDR PPM
tolerance
Condition
Unit
Min
Typ
Max
PCIe-only
-300
300
PPM
All other protocols
-1000
1000
PPM
DC Gain Setting = 0
-10
dB
DC Gain Setting = 1
-6.5
dB
-3
dB
0.5
dB
dB
Programmable DC
DC Gain Setting = 2
Gain
DC Gain Setting = 3
DC Gain Setting = 4
33
Table 34: Transmitter SpecificationsPreliminary

Symbol/Description
Supported I/O
Standards
Differential onchip termination
resistors
VOCM (AC
coupled)
(46)
Condition

Min
Typ
Max
High Speed Differential I/O (46)
Unit
85- setting
85 20%
100- setting
100 20%
120- setting
120 20%
150- setting
150 20%
VCCT = 0.95 V
450
mV
VCCT = 1.03 V
500
mV
VCCT = 1.12 V
550
mV
High Speed Differential I/O is the dedicated I/O standard for the transmitter in Arria 10 transceivers.

Send Feedback
Altera Corporation
34
A10-DATASHEET
2016.02.11
Symbol/Description
Condition

Min
Typ
Max
Unit
VOCM (DC
coupled)
VCCT = 0.95 V
450
mV
VCCT = 1.03 V
500
mV
VCCT = 1.12 V
550
mV
Rise time (47)
20% to 80%
20
130
ps
Fall time (47)
80% to 20%
20
130
ps
Intra-differential
pair skew(48)
TX VCM = 0.5 V and

slew rate of 15 ps
15
ps
Table 35: Typical Transmitter VOD SettingsPreliminary

Symbol
VOD differential value = VOD/VCCT ratio x

VCCT
(47)
(48)
VOD Setting
VOD/VCCT Ratio
31
1.00
30
0.97
29
0.93
28
0.90
27
0.87
26
0.83
25
0.80
24
0.77
23
0.73
22
0.70
The Quartus Prime software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
In QPI mode, if VCM < 0.17 V, the input Vid must be greater than 100 mV. If VCM > 0.17 V, the input Vid must be greater than 70 mV.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Core Performance Specifications
Symbol
VOD Setting
VOD/VCCT Ratio
21
0.67
20
0.63
19
0.60
18
0.57
17
0.53
16
0.50
15
0.47
14
0.43
13
0.40
12
0.37
35
Core Performance Specifications

Clock Tree Specifications
Table 36: Clock Tree Performance for Arria 10 DevicesPreliminary
Performance
(49)
(50)
Parameter
E1L,E1M (49), E1S, I1L,

I1M (49), I1S
E2L, E2S, I2L, I2S
E1M (50), I1M (50), E3S,

I3S
Unit
Global clock, regional clock, and small

periphery clock
644
644
644
MHz
Large periphery clock
525
525
525
MHz
When you power VCC and VCCP at nominal voltage of 0.90 V.

When you power VCC and VCCP at lower voltage of 0.83 V.

Send Feedback
Altera Corporation
36
A10-DATASHEET
2016.02.11
PLL Specifications
PLL Specifications
Fractional PLL Specifications
Table 37: Fractional PLL Specifications for Arria 10 DevicesPreliminary
Symbol
Parameter
Condition
Min
Typ
Max
Unit
fIN
Input clock frequency
30
800
MHz
fINPFD
Input clock frequency to the phase

frequency detector (PFD)
30
700
MHz
fVCO
PLL voltage-controlled oscillator

(VCO) operating range
3.5
7.05
GHz
tEINDUTY
Input clock duty cycle
45
55
fOUT
Output frequency for internal global

or regional clock
644
MHz
fDYCONFIGCLK
Dynamic configuration clock for
100
MHz
ms
reconfig_clk
tLOCK
Time required to lock from end-ofdevice configuration or deassertion of

pll_powerdown
(51)
tDLOCK
Time required to lock dynamically

(after switchover or reconfiguring any
non-post-scale counters/delays)
ms
fCLBW
PLL closed-loop bandwidth
TBD
MHz
tPLL_PSERR
Accuracy of PLL phase shift
50
ps
tARESET
Minimum pulse width on the pll_

powerdown signal
10
ns
This specification is limited in the Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O
standard.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Fractional PLL Specifications
Symbol
Parameter
Condition
Min
Typ
Max
Unit
FREF 100 MHz
TBD
UI (p-p)
FREF < 100 MHz
TBD
ps (p-p)
tINCCJ (52)(53)
Input clock cycle-to-cycle jitter
tFOUTPJ (54)
Period jitter for clock output in

fractional mode
FOUT 100 MHz
TBD
ps (p-p)
FOUT < 100 MHz
TBD
mUI (p-p)
tFOUTCCJ (54)
Cycle-to-cycle jitter for clock output

in fractional mode
FOUT 100 MHz
TBD
ps (p-p)
FOUT < 100 MHz
TBD
mUI (p-p)
tOUTPJ (54)
Period jitter for clock output in

integer mode
FOUT 100 MHz
TBD
ps (p-p)
FOUT < 100 MHz
TBD
mUI (p-p)
tOUTCCJ (54)
Cycle-to-cycle jitter for clock output

in integer mode
FOUT 100 MHz
TBD
ps (p-p)
FOUT < 100 MHz
TBD
mUI (p-p)
dKBIT
Bit number of Delta Sigma Modulator

(DSM)
32
bit
37
Related Information
Memory Output Clock Jitter Specifications on page 57

Provides more information about the external memory interface clock output jitter specifications.
(52)
(53)
(54)
A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter
< 120 ps.
FREF is fIN/N, specification applies when N = 1.
External memory interface clock output jitter specifications use a different measurement method, which are available in Memory Output Clock Jitter
Specification for Arria 10 Devices table.

Send Feedback
Altera Corporation
38
A10-DATASHEET
2016.02.11
I/O PLL Specifications

Table 38: I/O PLL Specifications for Arria 10 DevicesPreliminary
Symbol
fIN
fINPFD
fVCO
(55)
Parameter
Input clock frequency

Input clock frequency to the PFD
PLL VCO operating range
Condition
Min
Typ
Max
Unit
1 speed grade
10
800 (55)
MHz
2 speed grade
10
700 (55)
MHz
3 speed grade
10
650
MHz
10
325
MHz
1 speed grade
600
1600
MHz
2 speed grade
600
1434
MHz
3 speed grade
600
1250
MHz
(55)
fCLBW
PLL closed-loop bandwidth
0.1
MHz
tEINDUTY
Input clock or external feedback clock

input duty cycle
40
60
fOUT
Output frequency for internal global or

regional clock (C counter)
1, 2, 3 speed
grade
644
MHz
1 speed grade
800
MHz
fOUT_EXT
Output frequency for external clock

output
2 speed grade
720
MHz
3 speed grade
650
MHz
tOUTDUTY
Duty cycle for dedicated external clock

output (when set to 50%)
45
50
55
tFCOMP
External feedback clock compensation

time
10
ns
fDYCONFIGCLK
Dynamic configuration clock for

mgmt_clk and scanclk
100
MHz
This specification is limited in the Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O
standard.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Symbol
tLOCK
Parameter
Time required to lock from end-ofdevice configuration or deassertion of
Condition
Min
Typ
Max
Unit
ms
39
areset
(56)
(57)
(58)
tDLOCK
Time required to lock dynamically

(after switchover or reconfiguring any
non-post-scale counters/delays)
ms
tPLL_PSERR
Accuracy of PLL phase shift
50
ps
tARESET
Minimum pulse width on the areset

signal
10
ns
tINCCJ (56)(57)
Input clock cycle-to-cycle jitter
FREF 100 MHz
TBD
UI (p-p)
FREF < 100 MHz
TBD
ps (p-p)
tOUTPJ_DC
Period jitter for dedicated clock output
FOUT 100 MHz
TBD
ps (p-p)
FOUT < 100 MHz
TBD
mUI (p-p)
tOUTCCJ_DC
Cycle-to-cycle jitter for dedicated clock

output
FOUT 100 MHz
TBD
ps (p-p)
FOUT < 100 MHz
TBD
mUI (p-p)
tOUTPJ_IO (58)
Period jitter for clock output on the

regular I/O
FOUT 100 MHz
TBD
ps (p-p)
FOUT < 100 MHz
TBD
mUI (p-p)
tOUTCCJ_IO (58)
Cycle-to-cycle jitter for clock output on

the regular I/O
FOUT 100 MHz
TBD
ps (p-p)
FOUT < 100 MHz
TBD
mUI (p-p)
tCASC_OUTPJ_DC
Period jitter for dedicated clock output

in cascaded PLLs
FOUT 100 MHz
TBD
ps (p-p)
FOUT < 100 MHz
TBD
mUI (p-p)
A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter
< 120 ps.
FREF is fIN/N, specification applies when N = 1.
External memory interface clock output jitter specifications use a different measurement method, which are available in Memory Output Clock Jitter
Specification for Arria 10 Devices table.

Send Feedback
Altera Corporation
40
A10-DATASHEET
2016.02.11
DSP Block Specifications
Related Information
Memory Output Clock Jitter Specifications on page 57

Provides more information about the external memory interface clock output jitter specifications.

Table 39: DSP Block Performance Specifications for Arria 10 Devices (VCC and VCCP at 0.9 V Typical Value)Preliminary
Performance
Mode
(59)
(60)
E1L, E1M
(59), E1S
I1L,
I1M (59), I1S
E2L, E2S,
E2V
I2L, I2S,
I2V
E1M (60),
E3S, E3V
I1M (60),
I3S, I3V
Unit
Fixed-point 18 19 multiplication
mode
548
528
456
438
364
346
MHz
Fixed-point 27 27 multiplication
mode
541
522
450
434
358
344
MHz
Fixed-point 18 18 multiplier adder

mode
548
529
459
440
370
351
MHz
Fixed-point 18 18 multiplier adder

summed with 36-bit input mode
539
517
444
422
349
326
MHz
Fixed-point 18 19 systolic mode
548
529
459
440
370
351
MHz
Complex 18 19 multiplication mode
548
528
456
438
364
346
MHz
Floating point multiplication mode
548
527
447
427
347
326
MHz
Floating point adder or substract mode
488
471
388
369
288
266
MHz
Floating point multiplier adder or

substract mode
483
465
386
368
290
270
MHz
Floating point multiplier accumulate

mode
510
490
418
393
326
294
MHz
Floating point vector one mode
502
482
404
382
306
282
MHz

Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
41
Performance
Mode
E1L, E1M
(59), E1S
I1L,
I1M (59), I1S
E2L, E2S,
E2V
I2L, I2S,
I2V
E1M (60),
E3S, E3V
I1M (60),
I3S, I3V
Unit
474
455
383
367
293
278
MHz
Floating point vector two mode
Table 40: DSP Block Performance Specifications for Arria 10 Devices (VCC and VCCP at 0.95 V Typical Value)Preliminary
Mode
(59)
(60)
Performance
Unit
I1L, I1M (59), I1S
I2L, I2S
Fixed-point 18 19 multiplication mode
635
517
MHz
Fixed-point 27 27 multiplication mode
633
517
MHz
Fixed-point 18 18 multiplier adder mode
635
516
MHz
Fixed-point 18 18 multiplier adder summed with 36-bit input

mode
631
509
MHz
Fixed-point 18 19 systolic mode
635
516
MHz
Complex 18 19 multiplication mode
635
517
MHz
Floating point multiplication mode
635
501
MHz
Floating point adder or substract mode
564
468
MHz
Floating point multiplier adder or substract mode
564
475
MHz
Floating point multiplier accumulate mode
581
482
MHz
Floating point vector one mode
574
471
MHz
Floating point vector two mode
550
450
MHz


Send Feedback
Altera Corporation
42
A10-DATASHEET
2016.02.11
Memory Block Specifications

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL
and set to 50% output duty cycle. Use the Quartus Prime software to report timing for the memory block clocking schemes.
When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in fMAX.
Table 41: Memory Block Performance Specifications for Arria 10 Devices (VCC and VCCP at 0.9 V Typical Value)Preliminary
Performance
Memory
MLAB
(61)
(62)
E1L,
E1M (61),
E1S
I1, I1M (61),

I1S
E2L, E2S,
E2V, I2L,
I2S, I2V
E3S,
E1M (62), E3V
I1M (62), I3S,

I3V
Unit
Single port, all supported widths

(16/32)
700
660
570
490
490
MHz
Simple dual-port, all supported

widths (16/32)
700
660
570
490
490
MHz
Simple dual-port with the readduring-write option set to Old Data,

all supported widths
460
450
400
330
330
MHz
ROM, all supported width (16/32)
700
660
570
490
490
MHz
Mode

Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
43
Performance
E1L,
E1M (61),
E1S
I1, I1M (61),

I1S
E2L, E2S,
E2V, I2L,
I2S, I2V
E3S,
E1M (62), E3V
I1M (62), I3S,

I3V
Unit
Single-port, all supported widths
730
690
625
530
510
MHz
Simple dual-port, all supported

widths
730
690
625
530
510
MHz
Simple dual-port with the readduring-write option set to Old Data,

all supported widths
550
520
470
410
410
MHz
Simple dual-port with ECC enabled,

512 32
470
450
410
360
360
MHz
Simple dual-port with ECC and

optional pipeline registers enabled,
512 32
620
590
520
470
470
MHz
True dual port, all supported widths
730
690
600
480
480
MHz
ROM, all supported widths
730
690
625
530
510
MHz
Memory
M20K
Block
Mode
Table 42: Memory Block Performance Specifications for Arria 10 Devices (VCC and VCCP at 0.95 V Typical Value)Preliminary
Memory
MLAB
(61)
(62)
Mode
Performance
I1L, I1M (61), I1S
I2L, I2S
Unit
Single port, all supported widths (16/32)
706
610
MHz
Simple dual-port, all supported widths (16/32)
706
610
MHz
Simple dual-port with read and write at the same

address
482
428
MHz
ROM, all supported width (16/32)
706
610
MHz


Send Feedback
Altera Corporation
44
A10-DATASHEET
2016.02.11
Temperature Sensing Diode Specifications
Memory
M20K Block
Performance
Mode
I1L, I1M (61), I1S
I2L, I2S
Unit
Single-port, all supported widths
735
670
MHz
Simple dual-port, all supported widths
735
670
MHz
Simple dual-port with the read-during-write option set

to Old Data, all supported widths
555
500
MHz
Simple dual-port with ECC enabled, 512 32
480
440
MHz
Simple dual-port with ECC and optional pipeline

registers enabled, 512 32
630
555
MHz
True dual port, all supported widths
735
640
MHz
ROM, all supported widths
735
670
MHz
Temperature Sensing Diode Specifications

Internal Temperature Sensing Diode Specifications
Table 43: Internal Temperature Sensing Diode Specifications for Arria 10 DevicesPreliminary
Temperature Range
Accuracy
Offset Calibrated Option
Sampling Rate
Conversion Time
Resolution
40 to 125 C
5 C
No
1 MHz
< 5 ms
10 bits
Related Information
Transfer Function for Internal TSD

Provides the transfer function for the internal TSD.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
External Temperature Sensing Diode Specifications
45
External Temperature Sensing Diode Specifications

Table 44: External Temperature Sensing Diode Specifications for Arria 10 DevicesPreliminary
The typical value is at 25C.
Diode accuracy improves with lower injection current.
Absolute accuracy is dependent on third party external diode ADC and integration specifics.
Description
Min
Typ
Max
Unit
Ibias, diode source current
10
100
Vbias, voltage across diode
0.3
0.9
Series resistance
<1
Diode ideality factor
1.03
Internal Voltage Sensor Specifications

Table 45: Internal Voltage Sensor Specifications for Arria 10 DevicesPreliminary
Parameter
Minimum
Typical
Maximum
Unit
Resolution
Bit
Sampling rate
500
Ksps
Differential non-linearity (DNL)
LSB
Integral non-linearity (INL)
LSB
Gain error
Offset error
LSB
Input capacitance
20
pF
Clock frequency
0.1
11
MHz
1.5
0.25
1.25
Input signal range for Vsigp

Unipolar Input
Common mode voltage on Vsign
Mode
Input signal range for Vsigp Vsign
Send Feedback
Altera Corporation
46
A10-DATASHEET
2016.02.11
Periphery Performance Specifications
Periphery Performance Specifications

This section describes the periphery performance, high-speed I/O, and external memory interface.
Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/
IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.
High-Speed I/O Specifications

Table 46: High-Speed I/O Specifications for Arria 10 DevicesPreliminary
When serializer/deserializer (SERDES) factor J = 3 to 10, use the SERDES block.
For LVDS applications, you must use the PLLs in integer PLL mode.
You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin,
transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.
Symbol
(63)
(65)
(66)
E2L, E2S, I2L, I2S
E1M (64), I1M (64), E3S,

I3S
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Unit
fHSCLK_in (input clock frequency)

True Differential I/O Standards
Clock boost
factor
W = 1 to 40 (65)
10
800
10
700
10
625
MHz
fHSCLK_in (input clock frequency)

Single Ended I/O Standards
Clock boost
factor
W = 1 to 40 (65)
10
625
10
625
10
525
MHz
800 (66)
700 (66)
625 (66)
MHz
fHSCLK_OUT (output clock

frequency)
(64)
Condition
E1L, E1M (63), E1S, I1L,

I1M (63), I1S

Clock Boost Factor (W) is the ratio between the input data rate and the input clock rate.
This is achieved by using the PHY clock network.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
47
Symbol
Condition
E1L, E1M (63), E1S, I1L,

I1M (63), I1S
Min
Typ
SERDES factor
J = 4 to 10 (68)(70)
(70)
SERDES factor
J = 3 (68)(70)(69)
(70)
SERDES factor J
= 2, uses DDR
registers
(70)
SERDES factor J
= 1, uses DDR
registers
Max
E2L, E2S, I2L, I2S

Min
Typ
(70)
(71)
(70)
333 (72)
(70)
(70)
333 (72)
Total jitter for

data rate,
600 Mbps
1.6 Gbps
Total jitter for

data rate,
< 600 Mbps
tDUTY (73)
TX output clock
duty cycle for
Differential I/O
Standards
tRISE & & tFALL (69)

TCCS (73)(67)
Unit
Min
Typ
Max
(70)
1250 (71)
Mbps
(71)
(70)
(71)
Mbps
275 (72)
(70)
250 (72)
Mbps
(70)
275 (72)
(70)
250 (72)
Mbps
160
200
250
ps
0.1
0.12
0.15
UI
45
50
55
45
50
55
45
50
55
True Differential
I/O Standards
160
180
200
ps
True Differential
I/O Standards
150
150
150
ps
1600
(71)
Max
E1M (64), I1M (64), E3S,

I3S
1434
(71)
(69)
True Differential I/O

Standards - fHSDR
(data rate) (67)
Transmitter
tx Jitter - True
Differential I/O
Standards
(74)
(63)
(64)


Send Feedback
Altera Corporation
48
A10-DATASHEET
2016.02.11
Symbol
Condition
fHSDR (data rate)

(without DPA) (67)
DPA (FIFO DPA run length

mode)
(67)
(68)
(69)
(70)
(71)
(72)
(73)
(74)
E2L, E2S, I2L, I2S
E1M (64), I1M (64), E3S,

I3S
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
1600
1434
1250
Mbps
(71)
(71)
(71)
Mbps
SERDES factor
J = 3 to 10
(70)
(75)
(70)
(75)
(70)
(75)
Mbps
SERDES factor J
= 2, uses DDR
registers
(70)
(72)
(70)
(72)
(70)
(72)
Mbps
SERDES factor J
= 1, uses DDR
registers
(70)
(72)
(70)
(72)
(70)
(72)
Mbps
10000
10000
10000
UI
SERDES factor
True Differential I/O J = 4 to 10 (68)(70)(69)
Standards - fHSDRDPA
SERDES factor
(data rate)
J = 3 (68)(70)(69)
Receiver
E1L, E1M (63), E1S, I1L,

I1M (63), I1S
Requires package skew compensation with PCB trace length.

The Fmax specification is based on the fast clock used for serial data. The interface Fmax is also dependent on the parallel clock domain which is design
dependent and requires timing analysis.
The VCC and VCCP must be on a combined power layer and a maximum load of 5 pF for chip-to-chip interface.
The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or
local) that you use. The I/O differential buffer and serializer do not have a minimum toggle rate.
Pending silicon characterization.
The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and
the signal integrity meets the interface requirements.
Not applicable for DIVCLK = 1.
This applies to default pre-emphasis and VOD settings only.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
49
DPA Lock Time Specifications
Symbol
DPA (soft
DPA run length
CDR mode)
Condition
E1L, E1M (63), E1S, I1L,

I1M (63), I1S
E2L, E2S, I2L, I2S
E1M (64), I1M (64), E3S,

I3S
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
SGMII/GbE
protocol
UI
All other
protocols
50 data
transition
per 208
UI
50 data
transition
per 208
UI
50 data
transition
per 208
UI
Soft CDR
mode
Soft-CDR ppm
tolerance
300
300
300
ppm
Non DPA
mode
Sampling Window
300
300
300
ps

Figure 2: DPA Lock Time Specifications with DPA PLL Calibration Enabled
rx_reset
DPA Lock Time
rx_dpa_locked
256 data
transitions
(63)
(64)
(75)
(63)
(64)
96 core
clock cycles
256 data
transitions
96 core
clock cycles
256 data
transitions

You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board
skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

Send Feedback
Altera Corporation
50
A10-DATASHEET
2016.02.11
Table 47: DPA Lock Time Specifications for Arria 10 DevicesPreliminary

The specifications are applicable to both commercial and industrial grades. The DPA lock time is for one channel. One data transition is defined as a 0-to-1
or 1-to-0 transition.
Standard
SPI-4
Parallel Rapid I/O
Miscellaneous
(76)
Training Pattern
Number of Data Transitions in

One Repetition of the
Training Pattern
Number of Repetitions per

256 Data Transitions (76)
Maximum Data Transition
00000000001111111111
128
640
00001111
128
640
10010000
64
640
10101010
32
640
01010101
32
640
This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications
51
LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications

Figure 3: LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications for a Data Rate Equal to 1.6 Gbps
LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification
Jitter Amphlitude (UI)
25
8.5
0.28
0.1
F1
F3
F2
F4
Jitter Frequency (Hz)
Table 48: LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate Equal to 1.6 GbpsPreliminary
Jitter Frequency (Hz)

Send Feedback
Sinusoidal Jitter (UI)
F1
10,000
25.00
F2
17,565
25.00
F3
1,493,000
0.28
F4
50,000,000
0.28
Altera Corporation
52
A10-DATASHEET
2016.02.11
Memory Standards Supported by the Hard Memory Controller
Figure 4: LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications for a Data Rate Less than 1.6 Gbps
Sinusoidal Jitter Amplitude
20db/dec
0.1 UI
P-P
baud/1667
20 MHz
Frequency

Table 49: Memory Standards Supported by the Hard Memory Controller for Arria 10 DevicesPreliminary
This table lists the overall capability of the hard memory controller. For specific details, refer to the External Memory Interface Spec Estimator.
Memory Standard
Rate Support
Speed Grade
1
DDR4 SDRAM
Quarter rate
2
3
Altera Corporation
Maximum Frequency (MHz)
Ping Pong PHY

Support
LVDS I/O Bank
3 V I/O Bank
Yes
1,067
1,333
Yes
933
1,067
Yes
800
933

Send Feedback
A10-DATASHEET
2016.02.11
Memory Standard
Rate Support
Speed Grade
1
Half rate
2
3
DDR3 SDRAM
1
Quarter rate
2
3

Send Feedback
53
Ping Pong PHY

Support
LVDS I/O Bank
3 V I/O Bank
Yes
467
467
533
533
Yes
467
450
533
450
Yes
400
333
533
333
Yes
933
533
1,067
533
Yes
933
450
1,067
450
Yes
800
333
933
333
Altera Corporation
54
A10-DATASHEET
2016.02.11
Memory Standard
Rate Support
LVDS I/O Bank
3 V I/O Bank
Yes
467
467
533
533
Yes
467
450
533
450
Yes
400
333
533
333
Yes
933
533
1,067
533
Yes
833
450
1,067
450
Yes
800
333
933
333
400
400
400
400
333
333
800
533
800
450
667
333
1
Half rate
2
3
DDR3L SDRAM
1
Quarter rate
2
3
Half rate
LPDDR3 SDRAM
Quarter rate
Ping Pong PHY

Support
Speed Grade
Related Information
External Memory Interface Spec Estimator

Provides the specific details of the memory standards supported.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Memory Standards Supported by the Soft Memory Controller
55
Memory Standards Supported by the Soft Memory Controller

Table 50: Memory Standards Supported by the Soft Memory Controller for Arria 10 DevicesPreliminary
This table lists the overall capability of the soft memory controller. For specific details, refer to the External Memory Interface Spec Estimator.
Memory Standard
RLDRAM 3
QDR IV SRAM
Rate Support
Speed Grade
Quarter rate
Quarter rate
Full rate
QDR II/II+/II+ Xtreme SRAM
Half rate

LVDS I/O Bank
3 V I/O Bank
1,200
533
1,066
450
933
333
1,066
533
1,066
450
933
333
333
333
333
333
333
333
633
533
550
450
500
333
Related Information
External Memory Interface Spec Estimator

Provides the specific details of the memory standards supported.
(77)
Arria 10 devices support this external memory interface using hard PHY with soft memory controller.

Send Feedback
Altera Corporation
56
A10-DATASHEET
2016.02.11
DLL Range Specifications
DLL Range Specifications

Table 51: DLL Frequency Range Specifications for Arria 10 DevicesPreliminary
Arria 10 devices support memory interface frequencies lower than 667 MHz, although the reference clock that feeds the DLL must be at least 667 MHz. To
support interfaces below 667 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range.
Parameter
Performance (for All Speed Grades)
Unit
667 1333
MHz
DLL operating frequency range
DQS Logic Block Specifications

Table 52: DQS Phase Shift Error Specifications for DLL-Delayed Clock (tDQS_PSERR) for Arria 10 DevicesPreliminary
This error specification is the absolute maximum and minimum error.
Symbol
tDQS_PSERR
Altera Corporation
Performance (for All Speed Grades)
Unit
ps

Send Feedback
A10-DATASHEET
2016.02.11
Memory Output Clock Jitter Specifications
57
Memory Output Clock Jitter Specifications

Table 53: Memory Output Clock Jitter Specifications for Arria 10 DevicesPreliminary
The clock jitter specification applies to the memory output clock pins clocked by an integer PLL, or generated using differential signal-splitter and double
data I/O circuits clocked by a PLL output routed on a PHY clock network as specified. Altera recommends using PHY clock networks for better jitter
performance.
The memory output clock jitter is applicable when an input jitter of 10 ps peak-to-peak is applied with bit error rate (BER) 1012, equivalent to 14 sigma.
Parameter
PHY
clock
Clock Network
Symbol
E1L, E1M (78), E1S,

I1L, I1M (78), I1S
E1M (79), I1M (79), E3S,

I3S
E2L, E2S, I2L, I2S
Min
Max
Min
Max
Min
Max
Unit
Clock period jitter
tJIT(per)
58
58
58
58
58
58
ps
Cycle-to-cycle period jitter
tJIT(cc)
58
58
58
58
58
58
ps
tJIT(duty)
58
58
58
58
58
58
ps
Duty cycle jitter
OCT Calibration Block Specifications

Table 54: OCT Calibration Block Specifications for Arria 10 DevicesPreliminary
Symbol
(78)
(79)
Description
Min
Typ
Max
Unit
20
MHz
> 2000
Cycles
OCTUSRCLK
Clock required by OCT calibration blocks
TOCTCAL
Number of OCTUSRCLK clock cycles required for

RS OCT /RT OCT calibration
TOCTSHIFT
Number of OCTUSRCLK clock cycles required for OCT

code to shift out
32
Cycles
TRS_RT
Time required between the dyn_term_ctrl and oe signal

transitions in a bidirectional I/O buffer to dynamically
switch between RS OCT and RT OCT
2.5
ns


Send Feedback
Altera Corporation
58
A10-DATASHEET
2016.02.11
HPS Specifications
Figure 5: Timing Diagram for on oe and dyn_term_ctrl Signals

RX
Tristate
TX
Tristate
RX
oe
dyn_term_ctrl
TRS_RT
TRS_RT
HPS Specifications
This section provides HPS specifications and timing for Arria 10 devices. The specifications are preliminary.
HPS Reset Input Requirements

Table 55: HPS Reset Input Requirements for Arria 10 DevicesPreliminary
Description
Min
Max
Unit
HPS cold reset pulse width
600
ns
HPS warm reset pulse width
600
ns
Cold reset deassertion to BSEL sampling, using osc1 clock
1000
osc1 clocks
Cold reset deassertion to BSEL sampling, using secure clock,

without RAM clearing
100
Cold reset deassertion to BSEL sampling, using secure clock, with

RAM clearing
50
ms
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
HPS Clock Performance
59
HPS Clock Performance

Table 56: HPS Clock Performance for Arria 10 DevicesPreliminary
Symbol/Description
3 Speed Grade
2 Speed Grade
1 Speed Grade
Unit
mpu_base_clk
800
1200
1500
MHz
noc_base_clk
400
400
500
MHz
h2f_user0_clk
400
400
400
MHz
h2f_user1_clk
400
400
400
MHz
hmc_free_clk
433
533
533
MHz
Min
Typ
Max
Unit
Clock input range
10
50
MHz
Clock input jitter tolerance
Clock input duty cycle
45
50
55
HPS PLL Specifications

HPS PLL Input Requirements
Table 57: HPS PLL Input Requirements for Arria 10 DevicesPreliminary
Description
HPS PLL Performance

Table 58: HPS PLL Performance for Arria 10 DevicesPreliminary
Description
HPS PLL VCO output

Send Feedback
3 Speed Grade
2 Speed Grade
1 Speed Grade
Min
Max
Min
Max
Min
Max
320
1600
320
2400
320
3000
Unit
MHz
Altera Corporation
60
A10-DATASHEET
2016.02.11
HPS PLL Output Specifications
HPS PLL Output Specifications

The maximum HPS PLL lock time is 10 s for all speed grades.
Quad SPI Flash Timing Characteristics

Table 59: Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Arria 10 DevicesPreliminary
The input parameters are still pending characterization. Note that the Arria 10 HPS boot loader calibrates the input timing automatically.
Symbol
(80)
(81)
Description
Min
Typ
Max
Unit
Tqspi_clk
QSPI_CLK clock period (internal reference clock)
2.5
ns
Tclk
SCLK_OUT clock period (external clock)
10
ns
Tdutycycle
SCLK_OUT duty cycle
45
50
55
Tdssfrst(80)
QSPI_SS asserted to first SCLK_OUT edge
0.5
ns
Tdsslst(80)
Last SCLK_OUT edge to QSPI_SS deasserted
0.5
ns
Tdo
QSPI_DATA output delay
ns
Tdin_start
Valid input data start from falling clock edge
[(2 + Rdelay)
Tqspi_clk] 4
ns
Tdin_end
Valid input data end from falling clock edge
[(2 + Rdelay)
Tqspi_clk] + 2.2
ns
Tdssb2b(81)
Minimum delay of slave select deassertion between

two back-to-back transfer
SCLK_OUT
You can increase this delay using the delay register in the Quad SPI module.
This delay is programmable in whole QSPI_CLK increments using the delay register in the Quad SPI module.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
SPI Timing Characteristics
61
Figure 6: Quad SPI Flash Serial Output Timing Diagram

Tdssfrst Tdio (min)
Tdsslst
Tdio (max)
QSPI_SS
SCLK_OUT
QSPI_DATA
OUT0
OUT1
OUTn
Figure 7: Quad SPI Flash Serial Input Timing Diagram

QSPI_SS
SCLK_OUT
Tdin_start
QSPI_DATA
IN0
IN1
INn
Tdin_end

Table 60: SPI Master Timing Requirements for Arria 10 DevicesPreliminary
You can adjust the input delay timing using the rx_sample_dly register.
Symbol
(82)
Description
Min
Typ
Max
Unit
16.67
ns
Tclk
SPI_CLK clock period
Tdutycycle
SPI_CLK duty cycle
45
50
55
Tdssfrst (82)
SPI_SS asserted to first SPI_CLK edge
1.5
3.5
ns
SPI_SS behavior differs depending on Motorola SPI, TI SSP or Microwire operational mode.

Send Feedback
Altera Corporation
62
A10-DATASHEET
2016.02.11
Symbol
Description
Min
Typ
Max
Unit
Tdsslst (82)
Last SPI_CLK edge to SPI_SS deasserted
0.6
1.4
ns
Tdio
Master-out slave-in (MOSI) output delay
ns
Tsu (83)
Input setup in respect to SPI_CLK capture edge
ns
Th (83)
Input hold in respect to SPI_CLK capture edge
ns
Tdssb2b
Minimum delay of slave select deassertion

between two back-to-back transfers (frames)
SPI_CLK
Figure 8: SPI Master Output Timing Diagram

Tdssfrst (max)
Tdssfrst (min)
SPI_SS
SPI_CLK
SPI_MOSI
OUT0
OUT1
OUTn
SPI_MISO
Tdio (min)
Tdio (max)
(83)
Tdsslst (min)
Tdsslst (max)
The capture edge differs depending on the operational mode. For Motorola SPI, the capture edge can be the rising or falling edge depending on the
scpol register bit; for TI SSP, the capture edge is the falling edge; for Microwire, the capture edge is the rising edge.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
63
Figure 9: SPI Master Input Timing Diagram

SPI_SS
SPI_CLK
SPI_MOSI
SPI_MISO
IN0
IN1
INn
Tsu
Th
Table 61: SPI Slave Timing Requirements for Arria 10 DevicesPreliminary

Symbol
(84)
Description
Min
Typ
Max
Unit
Tclk
SPI_CLK clock period
20
ns
Tdutycycle
SPI_CLK duty cycle
45
50
55
Ts
SPI slave input setup time
ns
Th
SPI slave input hold time
ns
Tssfsu
SPI_SS asserted to first active SPI_CLK edge setup (84)
ns
Tssfh
SPI_SS asserted to first active SPI_CLK edge hold
ns
Tsslsu
SPI_SS deasserted to last active SPI_CLK edge setup (84)
ns
Tsslh
SPI_SS deasserted to last active SPI_CLK edge hold (84)
ns
Td
Master-in slave-out (MISO) output delay
ns
(84)
The active edge differs depending on the operational mode. For Motorola SPI, the active edge can be the rising or falling edge depending on the
scpol register bit; for TI SSP, the active edge is the falling edge; for Microwire, the active edge is the rising edge.

Send Feedback
Altera Corporation
64
A10-DATASHEET
2016.02.11
Figure 10: SPI Slave Output Timing Diagram

Td (max)
Td (min)
SPI_SS
SPI_CLK
SPI_MISO
OUT0
OUT1
OUTn
SPI_MOSI
Figure 11: SPI Slave Input Timing Diagram

Tsslh
Tssfsu
Tssfh
Tsslsu
SPI_SS
SPI_CLK
SPI_MISO
SPI_MOSI
IN0
IN1
INn
Ts
Altera Corporation
Th

Send Feedback
A10-DATASHEET
2016.02.11
SD/MMC Timing Characteristics
65
SD/MMC Timing Characteristics

Table 62: Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Arria 10 DevicesPreliminary
These timings apply to SD, MMC, and embedded MMC cards operating at 1.8 V and 3.3 V.
Symbol
Min
Typ
Max
Unit
SDMMC_CLK_OUT clock period (Identification

mode)
2500
ns
SDMMC_CLK_OUT clock period (Standard SD

mode)
40
ns
SDMMC_CLK_OUT clock period (High speed SD

mode)
20
ns
Tdutycycle
SDMMC_CLK_OUT duty cycle
45
50
55
Tsu
SDMMC_CMD/SDMMC_D[7:0] input setup (85)
4.0
ns
Th
SDMMC_CMD/SDMMC_D[7:0] input hold
1.0
ns
Td
SDMMC_CMD/SDMMC_D[7:0] output delay (87)
8.5
11.5
ns
Tsdmmc_clk_
out
(85)
(86)
(87)
Description
(86)
These values assume the use of the phase shift implemented in the Boot ROM using smplsel = 0 and TSDMMC_CLK_OUT = 50 MHz (20 ns) in this
equation: 4 (TSDMMC_CLK_OUT smpl_sel / 8) ns. The smplsel field is in the sdmmc register in the System Manager module.
These values assume the use of the phase shift implemented in the Boot ROM using smplsel = 0 and TSDMMC_CLK_OUT = 50 MHz (20 ns) in this
equation: 1 + (TSDMMC_CLK_OUT smpl_sel / 8) ns. The smplsel field is in the sdmmc register in the System Manager module.
These values assume the use of the phase shift implemented in the Boot ROM using drvsel = 3 and TSDMMC_CLK_OUT = 50 MHz (20 ns) in the
following equations:
For min value: (TSDMMC_CLK_OUT drv_sel / 8) + 1 ns
For max value: (TSDMMC_CLK_OUT drv_sel / 8) + 4 ns
The drvsel field is in the sdmmc register in the System Manager module. You must not set drvsel to 0 because this does not provide the necessary
delay to meet the hold time of the flash device.

Send Feedback
Altera Corporation
66
A10-DATASHEET
2016.02.11
USB ULPI Timing Characteristics
Figure 12: SD/MMC Timing Diagram

SDMMC_CLK_OUT
Td
SDMMC_CMD and SDMMC_D (Out)
Command/Data Out
TSU
Th
SDMMC_CMD and SDMMC_D (In)

Command/Data In
USB ULPI Timing Characteristics

Table 63: USB 2.0 Transceiver Macrocell Interface Plus (UTMI+) Low Pin Interface (ULPI) Timing Requirements for Arria 10 DevicesPreliminary
Symbol
Description
Min
Typ
Max
Unit
Tclk
USB_CLK clock period
16.667
ns
Td
Clock to USB_STP/USB_DATA[7:0] output delay
1.5
ns
Tsu
Setup time for USB_DIR/USB_NXT/USB_

DATA[7:0]
ns
Th
Hold time for USB_DIR/USB_NXT/USB_

DATA[7:0]
ns
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Ethernet Media Access Controller (EMAC) Timing Characteristics
67
Figure 13: USB ULPI Timing Diagram

USB_CLK
USB_STP
Td
To PHY
USB_DATA[7:0]
From PHY
TSU
USB_DIR and USB_NXT
Th

Table 64: Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements for Arria 10 DevicesPreliminary
Symbol
Description
Min
Typ
Max
Unit
Tclk (1000Base-T)
TX_CLK clock period
ns
Tclk (100Base-T)
TX_CLK clock period
40
ns
Tclk (10Base-T)
TX_CLK clock period
400
ns
Tdutycycle
TX_CLK duty cycle
45
50
55
Td
TX_CLK to TXD/TX_CTL output data delay
0.5
0.5
ns
Figure 14: RGMII TX Timing Diagram

TX_CLK
TX_D[3:0]
D0
D1
Td
TX_CTL

Send Feedback
Altera Corporation
68
A10-DATASHEET
2016.02.11
Table 65: RGMII RX Timing Requirements for Arria 10 DevicesPreliminary

Symbol
Description
Min
Typ
Max
Unit
Tclk (1000Base-T)
RX_CLK clock period
ns
Tclk (100Base-T)
RX_CLK clock period
40
ns
Tclk (10Base-T)
RX_CLK clock period
400
ns
Tsu
RX_D/RX_CTL setup time
ns
Th
RX_D/RX_CTL hold time
2.5
ns
Figure 15: RGMII RX Timing Diagram

RX_CLK
TSU
RX_D[3:0]
Th
D0
D1
RX_CTL
Table 66: Reduced Media Independent Interface (RMII) Clock Timing Requirements for Arria 10 DevicesPreliminary
Symbol
Description
Min
Typ
Max
Unit
Tclk (100Base-T)
TX_CLK clock period
20
ns
Tclk (10Base-T)
TX_CLK clock period
20
ns
Tdutycycle
Clock duty cycle, internal clock source
45
50
55
Tdutycycle
Clock duty cycle, external clock source
35
50
65
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
69
Table 67: RMII TX Timing Requirements for Arria 10 DevicesPreliminary

Symbol
Td
Description
TX_CLK to TXD/TX_CTL output data delay
Min
Typ
Max
Unit
0.45
ns
Min
Typ
Max
Unit
Table 68: RMII RX Timing Requirements for Arria 10 DevicesPreliminary

Symbol
Description
Tsu
RX_D/RX_CTL setup time
ns
Th
RX_D/RX_CTL hold time
0.4
ns
Table 69: Management Data Input/Output (MDIO) Timing Requirements for Arria 10 DevicesPreliminary
Symbol
Description
Min
Typ
Max
Unit
400
ns
10.2
20
ns
Tclk
MDC clock period
Td
MDC to MDIO output data delay
Tsu
Setup time for MDIO data
10
ns
Th
Hold time for MDIO data
10
ns
Figure 16: MDIO Timing Diagram

MDC
Td
MDIO_OUT
Dout0
Dout1
TSU
MDIO_IN

Send Feedback
Th
Din0
Altera Corporation
70
A10-DATASHEET
2016.02.11
I2C Timing Characteristics

Table 70: I2C Timing Requirements for Arria 10 DevicesPreliminary
Symbol
(88)
(89)
Description
Standard Mode
Fast Mode
Min
Max
Min
Max
Unit
Tclk
Serial clock (SCL) clock period
10
2.5
tHIGH
SCL high period
0.6
tLOW
SCL low period
4.7
1.3
tSU;DAT
Setup time for serial data line (SDA) data to

SCL
0.25
0.1
tHD;DAT(88)
Hold time for SCL to SDA data
3.15
0.6
tVD;DAT
and
tVD;ACK
SCL to SDA output data delay
3.45
0.9
tSU;STA
Setup time for a repeated start condition
4.7
0.6
tHD;STA
Hold time for a repeated start condition
0.6
tSU;STO
Setup time for a stop condition
0.6
tBUF
SDA high pulse duration between STOP and

START
4.7
1.3
tr
SCL rise time
1000
20
300
ns
tf
SCL fall time
300
20 (Vdd /
5.5) (89)
300
ns
tr
SDA rise time
1000
20
300
ns
tf
SDA fall time
300
20 (Vdd /
5.5) (89)
300
ns
You must enable an internal delay in the embedded software. The delay is programmable using the ic_sda_hold register in the I2C controller.
Vdd is the I2C bus voltage.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
71
Figure 17: I2C Timing Diagram

tf
tr
tSU;DAT
SDA
tHD;DAT
tf
tHIGH
tr
tVD;DAT
SCL
tHD;STA
Tclk
tLOW
tBUF
SDA
tSU;STA
tHD;STA
tVD;ACK
tSU;STO
SCL

Send Feedback
Altera Corporation
72
A10-DATASHEET
2016.02.11
NAND Timing Characteristics

Table 71: NAND ONFI 1.0 Timing Requirements for Arria 10 DevicesPreliminary
Symbol
Min
Max
Unit
tWP(90)
Write enable pulse width
10
ns
tWH(90)
Write enable hold time
ns
tRP(90)
Read enable pulse width
10
ns
tREH(90)
Read enable hold time
ns
tCLS(90)
Command latch enable to write enable setup time
10
ns
tCLH
Command latch enable to write enable hold time
ns
tCS(90)
Chip enable to write enable setup time
15
ns
tCH(90)
Chip enable to write enable hold time
ns
tALS
Address latch enable to write enable setup time
10
ns
tALH(90)
Address latch enable to write enable hold time
ns
tDS(90)
Data to write enable setup time
ns
tDH(90)
Data to write enable hold time
ns
tCEA
Chip enable to data access time
100
ns
tREA
Read enable to data access time
40
ns
tRHZ
Read enable to data high impedance
200
ns
tRR
Ready to read enable low
20
ns
Write enable high to R/B low
200
ns
(90)
(90)
tWB
(90)
(90)
Description
This timing is software programmable.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
73
Figure 18: NAND Command Latch Timing Diagram
CLE
tCLS
tCLH
tCS
tCH
CE
tWP
WE
tALS
tALH
ALE
tDS
IO0-7
R/B

Send Feedback
tDH
Command
tWB
Altera Corporation
74
A10-DATASHEET
2016.02.11
Figure 19: NAND Address Latch Timing Diagram

tCLS
CLE
tCS
tWC
CE
tWP
WE
ALE
IO0-7
Altera Corporation
tWH
tALS
tALH
tDS
tDH
Address

Send Feedback
A10-DATASHEET
2016.02.11
75
Figure 20: NAND Data Output Cycle Timing Diagram

tCLH
CLE
tCH
CE
tWP
tWP
tWP
WE
tWH
tALS
ALE
tDS
tDH
tDS
DOUT 0
IOx
tDH
tDS
DOUT 1
tDH
DOUT n
Figure 21: NAND Data Input Cycle Timing Diagram

tCEA
CE
tRP
tRP
RE
tREH
tRR
R/B
IOx

Send Feedback
tRP
tREA
tRHZ
DIN 0
tREA
tRHZ
DIN 1
tREA
tRHZ
DIN n
Altera Corporation
76
A10-DATASHEET
2016.02.11
Figure 22: NAND Data Input Timing Diagram for Extended Data Output (EDO) Cycle
CE
tRP
RE
tREH
tRR
tREA
R/B
tREA
tRHOH
DIN 0
IOx
tRHZ
DIN 1
DIN n
tCEA
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
77
Figure 23: NAND Read Status Timing Diagram

tCLR
tCLS
CLE
tCLH
tCS
tCH
tCEA
CE
WE
RE
IO0-7
tWP
tRHZ
tDS
tDH
70h
Status
tREA

Send Feedback
Altera Corporation
78
A10-DATASHEET
2016.02.11
Trace Timing Characteristics
Figure 24: NAND Read Status Enhanced Timing Diagram

tCLS
CLE
tCLH
tCH
tCS
tCEA
CE
tWP
WE
tALH
tWP
tALS
tWH
tALH
ALE
RE
tDS
78h
IO0-7
tREA
tDH
R1
R2
R3
tRHZ
Status
Trace Timing Characteristics

Table 72: Trace Timing Requirements for Arria 10 DevicesPreliminary
Symbol
Description
Min
Typ
Max
Unit
Tclk
CLK clock period
ns
Tdutycycle
CLK maximum duty cycle
45
50
55
Td
CLK to D0D3 output data delay
0.5
ns
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
GPIO Interface
79
Figure 25: Trace Timing Diagram

Tclk
D0 - D3 (DDR)
D0
D1
D2
D3
td
D4
td
GPIO Interface
The general-purpose I/O (GPIO) interface has debounce circuitry included to remove signal glitches. The debounce clock frequency ranges from
125 Hz to 32 kHz. The minimum pulse width is 2 debounce clock cycles and the minimum detectable GPIO pulse width is 62.5 us (at 32 kHz). Any
pulses shorter than 2 debounce clock cycles are filtered by the GPIO peripheral.
Configuration Specifications
This section provides configuration specifications and timing for Arria 10 devices.
POR Specifications
Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the
minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.
Table 73: Fast and Standard POR Delay Specification for Arria 10 DevicesPreliminary
POR Delay
Fast
Standard
(91)
Minimum
Maximum
Unit
12 (91)
ms
100
300
ms
The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.

Send Feedback
Altera Corporation
80
A10-DATASHEET
2016.02.11
JTAG Configuration Timing
Related Information
MSEL Pin Settings

Provides more information about POR delay based on MSEL pin settings for each configuration scheme.
JTAG Configuration Timing

Table 74: JTAG Timing Parameters and Values for Arria 10 DevicesPreliminary
Symbol
Description
Min
Max
Unit
30, 167 (92)
ns
tJCP
TCK clock period
tJCH
TCK clock high time
14
ns
tJCL
TCK clock low time
14
ns
tJPSU (TDI)
TDI JTAG port setup time
ns
tJPSU (TMS)
TMS JTAG port setup time
ns
tJPH
JTAG port hold time
ns
tJPCO
JTAG port clock to output
11
ns
tJPZX
JTAG port high impedance to valid output
14
ns
tJPXZ
JTAG port valid output to high impedance
14
ns
FPP Configuration Timing

DCLK-to-DATA[] Ratio (r) for FPP Configuration
Fast passive parallel (FPP) configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.
Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the DATA[] rate in byte per second (Bps) or word per
second (Wps). For example, in FPP 16 where the r is 2, the DCLK frequency must be 2 times the DATA[] rate in Wps.
(92)
The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2 V 1.5 V when you perform the volatile key programming.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
FPP Configuration Timing when DCLK-to-DATA[] = 1
81
Table 75: DCLK-to-DATA[] Ratio for Arria 10 DevicesPreliminary

You cannot turn on encryption and compression at the same time for Arria 10 devices.
Configuration Scheme
Encryption
Compression
DCLK-to-DATA[] Ratio (r)
Off
Off
On
Off
Off
On
Off
Off
On
Off
Off
On
Off
Off
On
Off
Off
On
FPP (8-bit wide)
FPP (16-bit wide)
FPP (32-bit wide)

Note: When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for FPP 8, FPP 16, and FPP 32. For the
respective DCLK-to-DATA[] ratio, refer to the DCLK-to-DATA[] Ratio for Arria 10 Devices table.
Table 76: FPP Timing Parameters When the DCLK-to-DATA[] Ratio is 1 for Arria 10 DevicesPreliminary
Use these timing parameters when the decompression and design security features are disabled.
Symbol
(93)
Parameter
Minimum
Maximum
Unit
tCF2CD
nCONFIG low to CONF_DONE low
600
ns
tCF2ST0
nCONFIG low to nSTATUS low
600
ns
tCFG
nCONFIG low pulse width
tSTATUS
nSTATUS low pulse width
268
3,000 (93)
tCF2ST1
nCONFIG high to nSTATUS high
3,000 (94)
This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

Send Feedback
Altera Corporation
82
A10-DATASHEET
2016.02.11
Symbol
Parameter
Minimum
Maximum
Unit
tCF2CK (95)
nCONFIG high to first rising edge on DCLK
3,010
tST2CK
nSTATUS high to first rising edge of DCLK
10
tDSU
DATA[] setup time before rising edge on DCLK
5.5
ns
tDH
DATA[] hold time after rising edge on DCLK
ns
tCH
DCLK high time
0.45 1/fMAX
tCL
DCLK low time
0.45 1/fMAX
tCLK
DCLK
1/fMAX
fMAX
DCLK frequency (FPP 8/16/32)
100
MHz
tCD2UM
CONF_DONE high to user mode
175
830
tCD2CU
CONF_DONE high to CLKUSR enabled
4 maximum DCLK
period
tCD2UMC
CONF_DONE high to user mode with CLKUSR option on
tCD2CU +
(600 CLKUSR
period)
(95)
period
(96)
Related Information

Provides the FPP configuration timing waveforms.
(94)
(95)
(96)
This value is applicable if you do not delay configuration by externally holding the nSTATUS low.
If nSTATUS is monitored, follow the tST2CK specification. If nSTATUS is not monitored, follow the tCF2CK specification.
The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
FPP Configuration Timing when DCLK-to-DATA[] >1
83
FPP Configuration Timing when DCLK-to-DATA[] >1

Table 77: FPP Timing Parameters When the DCLK-to-DATA[] Ratio is >1 for Arria 10 DevicesPreliminary
Use these timing parameters when you use the decompression and design security features.
Symbol
(97)
(99)
(100)
Minimum
Maximum
Unit
tCF2CD
600
ns
tCF2ST0
600
ns
tCFG
tSTATUS
268
3,000 (97)
tCF2ST1
3,000 (97)
3,010
tST2CK (98)
10
tDSU
5.5
tDH
tCF2CK
(98)
Parameter
(98)
ns
N1/fDCLK
(99)
tCH
DCLK high time
0.45 1/fMAX
tCL
DCLK low time
0.45 1/fMAX
tCLK
DCLK period
1/fMAX
fMAX
DCLK frequency (FPP 8/16/32)
100
MHz
tR
Input rise time
40
ns
tF
Input fall time
40
ns
tCD2UM
CONF_DONE high to user mode (100)
175
830
You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
N is the DCLK-to-DATA ratio and fDCLK is the DCLK frequency the system is operating.
The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.

Send Feedback
Altera Corporation
84
A10-DATASHEET
2016.02.11
AS Configuration Timing
Symbol
Parameter
tCD2CU
tCD2UMC
Minimum
Maximum
Unit
4 maximum DCLK
period
tCD2CU +
(600 CLKUSR
period)
Related Information

Provides the FPP configuration timing waveforms.
Table 78: AS Timing Parameters for AS 1 and AS 4 Configurations in Arria 10 DevicesPreliminary
The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
The tCF2CD, tCF2ST0, tCFG, tSTATUS, and tCF2ST1 timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing
Parameters for Arria 10 Devices table.
Symbol
Parameter
Minimum
Maximum
Unit
tCO
DCLK falling edge to AS_DATA0/ASDO output
ns
tSU
Data setup time before falling edge on DCLK
ns
tDH
Data hold time after falling edge on DCLK
1.5
ns
tCD2UM
CONF_DONE high to user mode
175
830
tCD2CU
4 maximum DCLK
period
tCD2UMC
tCD2CU + (600
CLKUSR period)
Related Information
PS Configuration Timing on page 85
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
DCLK Frequency Specification in the AS Configuration Scheme
85
Provides the AS configuration timing waveform.
DCLK Frequency Specification in the AS Configuration Scheme

Table 79: DCLK Frequency Specification in the AS Configuration SchemePreliminary
This table lists the internal clock frequency specification for the AS configuration scheme.
The DCLK frequency specification applies when you use the internal oscillator as the configuration clock source.
The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.
You can only set 12.5, 25, 50, and 100 MHz in the Quartus Prime software.
Parameter
Minimum
Typical
Maximum
Unit
5.3
7.9
12.5
MHz
10.6
15.7
25.0
MHz
21.3
31.4
50.0
MHz
42.6
62.9
100.0
MHz
DCLK frequency in AS configuration

scheme
PS Configuration Timing
Table 80: PS Timing Parameters for Arria 10 DevicesPreliminary
Symbol
(101)
(102)
Parameter
Minimum
Maximum
Unit
tCF2CD
600
ns
tCF2ST0
600
ns
tCFG
tSTATUS
268
3,000 (101)
tCF2ST1
3,000
(102)
This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

Send Feedback
Altera Corporation
86
A10-DATASHEET
2016.02.11
Initialization
Symbol
Parameter
Minimum
Maximum
Unit
tCF2CK (103)
3,010
tST2CK
10
tDSU
5.5
ns
tDH
ns
tCH
DCLK high time
0.45 1/fMAX
tCL
DCLK low time
0.45 1/fMAX
tCLK
DCLK period
1/fMAX
fMAX
DCLK frequency
125
MHz
tCD2UM
CONF_DONE high to user mode (104)
175
830
tCD2CU
4 maximum DCLK
period
tCD2UMC
tCD2CU + (600
CLKUSR period)
(103)
Related Information
PS Configuration Timing
Provides the PS configuration timing waveform.
Initialization
Table 81: Initialization Clock Source Option and the Maximum Frequency for Arria 10 DevicesPreliminary
Initialization Clock Source
(103)
(104)
Configuration Scheme
Internal Oscillator
AS, PS, and FPP
12.5
CLKUSR (105)(106)
AS, PS, and FPP
100
Minimum Number of Clock Cycles
600
The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Configuration Files
87
Configuration Files
There are two types of configuration bit stream formats for different configuration schemes:
PS and FPPRaw Binary File (.rbf)
ASRaw Programming Data File (.rpd)
The .rpd file size follows the Altera configuration devices capacity. However, the actual configuration bit stream size for .rpd file is the same as .rbf
file.
Table 82: Configuration Bit Stream Sizes for Arria 10 DevicesPreliminary
Use this table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file
(.ttf) format, have different file sizes.
For the different types of configuration file and file sizes, refer to the Quartus Prime software. However, for a specific version of the Quartus Prime
software, any design targeted for the same device has the same uncompressed configuration file size.
Variant
Arria 10 GX
(105)
(106)
Product Line
Uncompressed Configuration
Bit Stream Size (bits)
IOCSR .rbf Size (bits)
Recommended EPCQ-L Serial Configuration

Device
GX 016
81,923,582
1,356,716
EPCQ-L256 or higher density
GX 022
81,923,582
1,356,716
GX 027
122,591,622
1,360,284
GX 032
122,591,622
1,360,284
GX 048
177,341,246
1,454,656
GX 057
252,831,072
1,549,028
GX 066
252,831,072
1,549,028
GX 900
351,292,512
1,885,396
GX 1150
351,292,512
1,885,396
To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus Prime
software from the General panel of the Device and Pin Options dialog box.
If you use the CLKUSR pin for AS and transceiver calibration simultaneously, the only allowed frequency is 100 MHz.

Send Feedback
Altera Corporation
88
A10-DATASHEET
2016.02.11
Configuration Files
Variant
Arria 10 GT
Arria 10 SX
Altera Corporation
Product Line
Uncompressed Configuration
Bit Stream Size (bits)
IOCSR .rbf Size (bits)
Recommended EPCQ-L Serial Configuration

Device
GT 900
351,292,512
1,885,396
GT 1150
351,292,512
1,885,396
SX 016
81,923,582
1,356,716
SX 022
81,923,582
1,356,716
SX 027
122,591,622
1,360,284
SX 032
122,591,622
1,360,284
SX 048
177,341,246
1,454,656
SX 057
252,831,072
1,549,028
SX 066
252,831,072
1,549,028

Send Feedback
A10-DATASHEET
2016.02.11
Minimum Configuration Time Estimation
89
Minimum Configuration Time Estimation

Table 83: Minimum Configuration Time Estimation for Arria 10 DevicesPreliminary
The estimated values are based on the uncompressed configuration bit stream sizes in the Configuration Bit Stream Sizes for Arria 10 Devices table.
Active Serial (107)
Variant
Arria 10 GX
Arria 10 GT
(107)
Product Line
Width
GX 016
100
GX 022
GX 027
Fast Passive Parallel (108)
DCLK (MHz) Minimum Configuration

Time (ms)
Width
DCLK (MHz)
Minimum Configuration Time

(ms)
204.81
32
100
25.60
100
204.81
32
100
25.60
100
306.48
32
100
38.31
GX 032
100
306.48
32
100
38.31
GX 048
100
443.35
32
100
55.42
GX 057
100
632.08
32
100
79.01
GX 066
100
632.08
32
100
79.01
GX 900
100
883.20
32
100
110.40
GX 1150
100
883.20
32
100
110.40
GT 900
100
883.20
32
100
110.40
GT 1150
100
883.20
32
100
110.40
The minimum configuration time is calculated based on DCLK frequency of 100 MHz. Only external CLKUSR may guarantee the frequency accuracy
of 100 MHz. If you use internal oscillator of 100 MHz, you may not get the actual frequency of 100 MHz. For the DCLK frequency using internal
oscillator, refer to the DCLK Frequency Specification in the AS Configuration Scheme table.

Send Feedback
Altera Corporation
90
A10-DATASHEET
2016.02.11
Remote System Upgrades
Active Serial (107)

Variant
Product Line
Width
SX 016
100
SX 022
SX 027
Arria 10 SX
Fast Passive Parallel (108)
DCLK (MHz) Minimum Configuration

Time (ms)
Width
DCLK (MHz)
Minimum Configuration Time

(ms)
204.81
32
100
25.60
100
204.81
32
100
25.60
100
306.48
32
100
38.31
SX 032
100
306.48
32
100
38.31
SX 048
100
443.35
32
100
55.42
SX 057
100
632.08
32
100
79.01
SX 066
100
632.08
32
100
79.01
Related Information
Configuration Files on page 87

DCLK Frequency Specification in the AS Configuration Scheme on page 85
Provides the DCLK frequency using internal oscillator.
Remote System Upgrades

Table 84: Remote System Upgrade Circuitry Timing Specifications for Arria 10 DevicesPreliminary
Parameter
fMAX_RU_CLK
(107)
(108)
(108)
(109)
(109)
Minimum
Maximum
Unit
40
MHz
The minimum configuration time is calculated based on DCLK frequency of 100 MHz. Only external CLKUSR may guarantee the frequency accuracy
of 100 MHz. If you use internal oscillator of 100 MHz, you may not get the actual frequency of 100 MHz. For the DCLK frequency using internal
oscillator, refer to the DCLK Frequency Specification in the AS Configuration Scheme table.
Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.
Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.
This clock is user-supplied to the remote system upgrade circuitry. If you are using the ALTREMOTE_UPDATE megafunction IP core, the clock
user-supplied to the ALTREMOTE_UPDATE IP core must meet this specification.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
User Watchdog Internal Circuitry Timing Specifications
Parameter
Minimum
Maximum
Unit
tRU_nCONFIG (110)
250
ns
tRU_nRSTIMER
250
ns
(111)
91
Related Information
Remote System Upgrade State Machine

Provides more information about configuration reset (RU_CONFIG) signal.
User Watchdog Timer
Provides more information about reset_timer (RU_nRSTIMER) signal.
User Watchdog Internal Circuitry Timing Specifications

Table 85: User Watchdog Internal Oscillator Frequency Specifications for Arria 10 DevicesPreliminary
Parameter
User watchdog internal oscillator frequency
Minimum
Typical
Maximum
Unit
5.3
7.9
12.5
MHz
I/O Timing
Altera offers two ways to determine I/O timingthe Excel-based I/O Timing and the Quartus Prime Timing Analyzer.
Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the
FPGA to get an estimate of the timing budget as part of the link timing analysis.
The Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete
place-and-route.
Related Information
Arria 10 I/O Timing Spreadsheet

Provides the Arria 10 Excel-based I/O timing spreadsheet.
(110)
(111)
This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification.
This is equivalent to strobing the reset_timer input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification.

Send Feedback
Altera Corporation
92
A10-DATASHEET
2016.02.11
Programmable IOE Delay
Programmable IOE Delay

Table 86: IOE Programmable Delay for Arria 10 DevicesPreliminary
For the exact values for each setting, use the latest version of the Quartus Prime software.
(112)
(113)
Fast Model
Slow Model
Available
Settings
Minimum
Offset (113)
Extended
Industrial
I1L
I2S
I3S
E2S
E3S
Input Delay
Chain Setting
(IO_IN_DLY_
CHN)
64
1.829
1.820
4.128
4.764
5.485
4.764
5.485
ns
Output Delay
Chain Setting
(IO_OUT_
DLY_CHN)
16
0.433
0.430
0.990
1.145
1.326
1.145
1.326
ns
Parameter (112)
Unit
You can set this value in the Quartus Prime software by selecting Input Delay Chain Setting or Output Delay Chain Setting in the Assignment
Name column.
Minimum offset does not include the intrinsic delay.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Glossary
93
Glossary
Table 87: Glossary
Term
Differential I/O Standards
Definition
Receiver Input Waveforms

Single-Ended Waveform
Positive Channel (p) = VIH
VID
Negative Channel (n) = VIL
VCM
Ground
Differential Waveform
VID
p-n=0V
VID
Transmitter Output Waveforms

Single-Ended Waveform
Positive Channel (p) = VOH
VOD
Negative Channel (n) = VOL
VCM
Ground
Differential Waveform
VOD
p-n=0V
VOD
fHSCLK
Left/right PLL input clock frequency.
fHSDR
High-speed I/O blockMaximum/minimum LVDS data transfer rate

(fHSDR = 1/TUI), non-DPA.

Send Feedback
Altera Corporation
94
A10-DATASHEET
2016.02.11
Glossary
Term
Definition
fHSDRDPA
High-speed I/O blockMaximum/minimum LVDS data transfer rate

(fHSDRDPA = 1/TUI), DPA.
High-speed I/O blockDeserialization factor (width of parallel data bus).
JTAG Timing Specifications
JTAG Timing Specifications:

TMS
TDI
t JCH
t JCP
t JCL
tJPH
t JPSU
TCK
tJPZX
t JPXZ
tJPCO
TDO
Preliminary
Some tables show the designation as Preliminary. Preliminary characteristics are created using
simulation results, process data, and other known parameters.
Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual
performance of the device under worst-case silicon process, voltage, and junction temperature conditions.
There are no preliminary designations on finalized tables.
RL
Receiver differential input discrete resistor (external to the Arria 10 device).
Sampling window (SW)
Timing Diagramthe period of time during which the data must be valid in order to capture it correctly.
The setup and hold times determine the ideal strobe position in the sampling window, as shown:
Bit Time
0.5 x TCCS
Altera Corporation
RSKM
Sampling Window
(SW)
RSKM
0.5 x TCCS

Send Feedback
A10-DATASHEET
2016.02.11
Glossary
Term
Single-ended voltage referenced I/O

standard
95
Definition
The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The
AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC
values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined.
After the receiver input has crossed the AC value, the receiver changes to the new logic state.
The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach
is intended to provide predictable receiver timing in the presence of input waveform ringing.
Single-Ended Voltage Referenced I/O Standard
V CCIO
V OH
V IH(AC)
V REF
V IH(DC)
V IL(DC)
V IL(AC)
V OL
V SS
tC
High-speed receiver/transmitter input and output clock period.
TCCS (channel-to-channel-skew)
The timing difference between the fastest and slowest output edges, including the tCO variation and clock
skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to
the Timing Diagram figure under SW in this table).
tDUTY
High-speed I/O blockDuty cycle on high-speed transmitter output clock.
tFALL
Signal high-to-low transition time (8020%)
tINCCJ
Cycle-to-cycle jitter tolerance on the PLL clock input
tOUTPJ_IO
Period jitter on the GPIO driven by a PLL
tOUTPJ_DC
Period jitter on the dedicated clock output driven by a PLL
tRISE
Signal low-to-high transition time (2080%)
Timing Unit Interval (TUI)
The timing budget allowed for skew, propagation delays, and the data sampling window.
(TUI = 1/(Receiver Input Clock Frequency Multiplication Factor) = tC/w).

Send Feedback
Altera Corporation
96
A10-DATASHEET
2016.02.11
Glossary
Term
Definition
VCM(DC)
DC Common mode input voltage.
VICM
Input Common mode voltageThe common mode of the differential signal at the receiver.
VID
Input differential voltage swingThe difference in voltage between the positive and complementary
conductors of a differential transmission at the receiver.
VDIF(AC)
AC differential input voltageMinimum AC input differential voltage required for switching.
VDIF(DC)
DC differential input voltage Minimum DC input differential voltage required for switching.
VIH
Voltage input highThe minimum positive voltage applied to the input which is accepted by the device
as a logic high.
VIH(AC)
High-level AC input voltage
VIH(DC)
High-level DC input voltage
VIL
Voltage input lowThe maximum positive voltage applied to the input which is accepted by the device as
a logic low.
VIL(AC)
Low-level AC input voltage
VIL(DC)
Low-level DC input voltage
VOCM
Output Common mode voltageThe common mode of the differential signal at the transmitter.
VOD
Output differential voltage swingThe difference in voltage between the positive and complementary
conductors of a differential transmission at the transmitter.
VSWING
Differential input voltage
VIX
Input differential cross point voltage
VOX
Output differential cross point voltage
High-speed I/O blockClock Boost Factor
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Document Revision History
97

Date
Version
February 2016
2016.02.11
Changed the datarates in the "Transceiver Power Supply Operating Conditions for Arria 10 GT Devices"
table.
Changed the available speedgrades and datarates in the "Transceiver Performance for Arria 10 GT Devices"
table.
Changed the available speed grades and datarates in the "ATX PLL Performance" table.
Changed the available speed grades and datarates in the "Fractional PLL Performance" table.
Changed the available speed grades in the "CMU PLL Performance" table.
Changed the available speed grades and frequencies in the "High-Speed Serial Transceiver-Fabric Interface
Performance for Arria 10 GT Devices" table.
December 2015
2015.12.31
Updated M20K block specifications for "True dual port, all supported widths" and "ROM, all supported
widths" in the Memory Clock Performance Specifications (VCC and VCCP at 0.9 V Typical Value) table.
Updated maximum resolution from 8 bit 6 bit and added minimum clock frequency of 0.1 MHz in Internal
Voltage Sensor Specifications for Arria 10 Devices table.
Updated the sinusoidal jitter from 0.35 UI to 0.28 UI in LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance
Specifications.
December 2015
2015.12.18
Changed the minimum specifications in the "Transceiver Power Supply Operating Conditions for Arria 10
GT Devices" table.
Changed conditions in the "Transmitter and Receiver Data Rate Performance" table.
November 2015
2015.11.02
Added power option V which is supported with the SmartVID feature (lowest static power).
Added note for SmartVID in Recommended Operating Conditions for Arria 10 Devices table. Note:
SmartVID is supported in devices with 2V and 3V speed grades only.
Removed 20- RT in OCT Calibration Accuracy Specifications for Arria 10 Devices table.
Updated specifications in OCT Without Calibration Resistance Tolerance Specifications for Arria 10
Devices table.

Send Feedback
Changes
Altera Corporation
98
A10-DATASHEET
2016.02.11
Date
Version
Changes
Updated the note for Value column in the Internal Weak Pull-Up Resistor Values for Arria 10 Devices table.
Added Internal Weak Pull-Down Resistor Values for Arria 10 Devices table.
Updated fractional PLL specifications:
Updated fIN minimum from 50 MHz to 30 MHz and maximum from 1000 MHz to 800 MHz for all
speed grades.
Updated fINPFD minimum from 50 MHz to 30 MHz and maximum from 325 MHz to 700 MHz.
Updated fVCO minimum from 3.125 GHz to 3.5 GHz and maximum from 6.25 GHz to 7.05 GHz.
Updated tEINDUTY minimum from 40% to 45% and maximum from 60% to 55%.
Removed the conditions for fOUT and fCLBW.
Updated the descriptions for fDYCONFIGCLK, tLOCK, and tARESET.
Added E2V, I2V, E3V, and I3V speed grades in DSP Block Performance Specifications for Arria 10
Devices (VCC and VCCP at 0.9 V Typical Value) table.
Updated Memory Block Performance Specifications for Arria 10 Devices table for VCC and VCCP at 0.9 V
typical value. Added memory block performance specifications for VCC and VCCP at 0.95 V typical value.
Removed the "Minimum Resolution with no Missing Codes" column in Internal Temperature Sensing
Diode Specifications for Arria 10 Devices table.
Added a link in the Internal Temperature Sensing Diode Specifications section: Transfer Function for
Internal TSD topic in the Power Management in Arria 10 Devices chapter, Arria 10 Core Fabric and General
Purpose I/Os Handbook.
Added descriptions to External Temperature Sensing Diode Specifications for Arria 10 Devices table.
Updated Internal Voltage Sensor Specifications for Arria 10 Devices table.
Updated maximum resolution from 12 bits to 8 bits. Removed minimum resolution value.
Updated maximum integral non-linearity (INL) from 3 LSB to 1 LSB.
Updated maximum clock frequency from 20 MHz to 11 MHz.
Added gain error and offset error specifications.
Removed signal to noise and distortion ratio (SNR) specifications.
Removed Bipolar input mode specifications.
Updated "slow clock" to "core clock" in DPA Lock Time Specifications with DPA PLL Calibration Enabled
diagram.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Date
Version
99
Changes
Updated the maximum values of the following conditions for Transmitter True Differential I/O Standards fHSDR (data rate) parameter in High-Speed I/O Specifications for Arria 10 Devices table.
SERDES factor J = 2, uses DDR registers
SERDES factor J = 1, uses DDR registers
Added the following tables:
Memory Standards Supported by the Hard Memory Controller for Arria 10 Devices
Memory Standards Supported by the Soft Memory Controller for Arria 10 Devices
Updated minimum TOCTCAL value from 1000 cycles to 2000 cycles in OCT Calibration Block Specifications
for Arria 10 Devices table.
Updated the hmc_free_clk specifications for the following speed grades in HPS Clock Performance for
Arria 10 Devices table:
1 speed grade: Updated from 667 MHz to 533 MHz.
2 speed grade: Updated from 544 MHz to 533 MHz.
Changed from Tsclk to Tclk and added the following specifications in the Quad Serial Peripheral Interface
(SPI) Flash Timing Requirements for Arria 10 Devices table.
Tqspi_clk
Tdin_start
Tdin_end
Updated SPI Master Timing Requirements for Arria 10 Devices table.
Changed the symbol from Tspi_clk to Tclk.
Added note to Tdssfrst, Tdsslst, and Th.
Updated note to Tsu.
Updated the description for Tsu and Th.
Updated the note to Tssfsu, Tssfh, Tsslsu, and Tsslh in the SPI Slave Timing Requirements for Arria 10 Devices
table.

Send Feedback
Altera Corporation
100
A10-DATASHEET
2016.02.11
Date
Version
Changes
Updated the following timing diagrams:

Quad SPI Flash Serial Output Timing Diagram
SPI Master Output Timing Diagram
SPI Slave Output Timing Diagram
Added the following timing diagrams:
Quad SPI Flash Serial Input Timing Diagram
SPI Master Input Timing Diagram
SPI Slave Input Timing Diagram
Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Arria 10 Devices table.
Changed Tclk to Tsdmmc_clk_out and TMMC_CLK to TSDMMC_CLK_OUT.
Updated Td min from 5.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns.
Updated note to Td.
Changed the title and symbols in the following timing diagrams:
Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing
Diagram". Changed from DIN to DOUT.
Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing
Diagram". Changed from DOUT to DIN.
Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input
Timing Diagram for Extended Data Output (EDO) Cycle". Changed from DOUT to DIN.
Changed from "ARM Trace Timing Characteristics" to "Trace Timing Characteristics".
Updated the description in the GPIO Interface topic.
Updated FPP Timing Parameters When the DCLK-to-DATA[] Ratio is 1 for Arria 10 Devices table.
Altera Corporation
Updated the maximum value for tSTATUS and tCF2ST1 from 1,506 s to 3,000 s.
Updated fMAX for FPP 8/16 from 125 MHz to 100 MHz.
Updated the minimum value for tCF2CK from 1,506 s to 3,010 s.
Updated the minimum value for tST2CK from 2 s to 10 s.
Updated the maximum value for tCD2UM from 437 s to 830 s.

Send Feedback
A10-DATASHEET
2016.02.11
Date
Version
101
Changes
Updated FPP Timing Parameters When the DCLK-to-DATA[] Ratio is >1 for Arria 10 Devices table.
Updated the maximum value for tSTATUS and tCF2ST1 from 1,506 s to 3,000 s.
Updated fMAX for FPP 8/16 from 125 MHz to 100 MHz.
Updated maximum value for tCD2UM from 437 s to 830 s in AS Timing Parameters for AS 1 and AS 4
Configurations in Arria 10 Devices table.
Updated PS Timing Parameters for Arria 10 Devices table.

Send Feedback
Updated the maximum value for tSTATUS and tCF2ST1 from 1,506 s to 3,000 s
Added description about .rbf and .rpd files in the Configuration Files section. Changed the table title from
"Uncompressed Uncompressed .rbf Sizes Sizes for Arria 10 Devices" to "Configuration Bit Stream Sizes for
Arria 10 Devices".
Updated the note to Active Serial in Minimum Configuration Time Estimation for Arria 10 Devices table.
Note: The minimum configuration time is calculated based on DCLK frequency of 100 MHz. Only external
CLKUSR may guarantee the frequency accuracy of 100 MHz. If you use internal oscillator of 100 MHz, you
may not get the actual frequency of 100 MHz. For the DCLK frequency using internal oscillator, refer to the
DCLK Frequency Specification in the AS Configuration Scheme table.
Changed instances of Quartus II to Quartus Prime.
Changed voltages and conditions in the "Transceiver Power Supply Operating Conditions for Arria 10 GX/
SX Devices" table.
Changed maximum data rate conditions in the "Transmitter and Receiver Data Rate Performance" table.
Changed conditions in the "Transmitter and Receiver Data Rate Performance" table in the Transceiver
Performance for Arria 10 GT Devices section.
Changed conditions in the "Reference Clock Specifications" table.
Changed the clock networks in the "Transceiver Clock Network Maximum Data Rate Specifications" table.
Altera Corporation
102
A10-DATASHEET
2016.02.11
Date
Version
Changes
Changed conditions in the "Receiver Specifications" table.

Changed conditions in the "Transmitter Specifications" table.
Changed the minimum frequeny in the "ATX PLL Performance," "Fractional PLL Performance," and "CMU
PLL Performance" tables in the Transceiver Performance for Arria 10 GX/SX Devices section.
Changed the minimum frequeny in the "ATX PLL Performance," "Fractional PLL Performance," and "CMU
PLL Performance" tables in the Transceiver Performance for Arria 10 GT Devices section.
Added a parameter to the "Reference Clock Specifications" table.
Added footnote to the "Transmitter Specifications" table.
June 2015
2015.06.12
Changed the specifications for the backplane maximum data rate condition in the "Transmitter and Receiver
Data Rate Performance" table for Arria 10 GX/SX devices.
Changed the specifications for transmitter REFCLK phase noise in the "Reference Clock Specifications" table.
Added note in the following tables:
Absolute Maximum Ratings for Arria 10 Devices: VCCPGM
Maximum Allowed Overshoot During Transitions for Arria 10 Devices: LVDS I/O
Recommended Operating Conditions for Arria 10 Devices: VI
Added HPS Specifications.
Updated recommended EPCQ-L serial configuration devices in the Uncompressed .rbf Sizes table.
May 2015
2015.05.08
Made the following changes:

Changed the specifications for the VICM (AC coupled) parameter in the "Reference Clock Specifications"
table.
Changed the maximum frequency in the "CMU PLL Performance" table in the Transceiver Performance for
GT Devices section.
Added a footnote to the transceiver speed grade 5 column in the "Transmitter and Receiver Data Rate
Performance" table.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Date
May 2015
Version
2015.05.04
Changes
Updated the Maximum Allowed Overshoot During Transitions for Arria 10 Devices table.
Added a note to tramp in the Recommended Operating Conditions for Arria 10 Devices table. Note: tramp is
the ramp time of each individual power supply, not the ramp time of all combined power supplies.
Changed the minimum, typical, and maximum values for the transmitter and receiver power supply in the
"Transceiver Power Supply Operating Conditions for Arria 10 GT Devices" table.
Added 1 speed grade in the condition column for VCCL_HPS at 0.95 V in HPS Power Supply Operating
Conditions for Arria 10 SX Devices table.
Added I1S, I2S, and E2S speed grades to the following tables:

Send Feedback
103
Clock Tree Performance for Arria 10 Devices

DSP Block Performance Specifications for Arria 10 Devices
Memory Block Performance Specifications for Arria 10 Devices
High-Speed I/O Specifications for Arria 10 Devices
Memory Output Clock Jitter Specifications for Arria 10 Devices
Updated fIN minimum value from 27 MHz to 50 MHz for all speed grades in the Fractional PLL Specifica
tions for Arria 10 Devices table.
Changed the description for fINPFD to "Input clock frequency to the PFD" in the I/O PLL Specifications for
Arria 10 Devices table.
Updated DSP Block Performance Specifications for Arria 10 Devices table for VCC and VCCP at 0.9 V typical
value. Added DSP specifications for VCC and VCCP at 0.95 V typical value.
Updated Ibias minimum value from 8 A to 10 A and maximum value from 200 A to 100 A in the
External Temperature Sensing Diode Specifications for Arria 10 Devices table.
Added DPA (soft CDR mode) specifications in High-Speed I/O Specifications for Arria 10 Devices table.
Added description in POR Specifications section: Power-on reset (POR) delay is defined as the delay
between the time when all the power supplies monitored by the POR circuitry reach the minimum
recommended operating voltage to the time when the nSTATUS is released high and your device is ready to
begin configuration.
Altera Corporation
104
A10-DATASHEET
2016.02.11
Date
Version
Changes
Moved the following timing diagrams to the Configuration, Design Security, and Remote System Upgrades
in Arria 10 Devices chapter.
FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1
FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1
AS Configuration Timing Waveform
PS Configuration Timing Waveform
Removed the DCLK-to-DATA[] ratio when both encryption and compression are turned on. Added
description to the table: You cannot turn on encryption and compression at the same time for Arria 10
devices.
Updated the AS Timing Parameters for AS 1 and AS 4 Configurations in Arria 10 Devices table as
follows:
Altera Corporation
Changed the symbol for data hold time from tH to tDH.

Updated the minimum value for tSU from 0 ns to 1 ns.
Updated the minimum value for tDH from 2.5 ns to 1.5 ns.
Added a note to the DCLK Frequency Specification in the AS Configuration Scheme table. Note: You can
only set 12.5, 25, 50, and 100 MHz in the Quartus Prime software.
Added a note to the Initialization Clock Source Option and the Maximum Frequency for Arria 10 Devices.
Note: If you use the CLKUSR pin for AS and transceiver calibration simultaneously, the only allowed
frequency is 100 MHz.
Changed Arria 10 GS to Arria 10 SX in Uncompressed .rbf Sizes and Minimum Configuration Time
Estimation tables.
Added IO_IN_DLY_CHN and IO_OUT_DLY_CHN in the IOE Programmable Delay table.
Changed the Min/Typ/Max description for the VICM (AC coupled) parameter in the "Reference Clock
Specifications" table.
Changed the Min/Typ/Max values in the "Transceiver Power Supply Operating Conditions for Arria 10 GX/
SX Devices" table.
Changed the Min/Typ/Max values in the "Transceiver Power Supply Operating Conditions for Arria 10 GT
Devices" table.
Added a footnote to the maximum data rate for GT channels in the "Transceiver Performance for GT
Devices" section.

Send Feedback
A10-DATASHEET
2016.02.11
Date
Version
105
Changes
Made the following changes to the "Transceiver Performance for Arria 10 GX/SX Devices" section.
Changed the maximum data rate condition for chip-to-chip and backplane in the "Transmitter and
Receiver Data Rate Performance" table.
Added TX minimum data rate to the "Transmitter and Receiver Data Rate Performance" table.
Changed the minimum frequency in the "ATX PLL Performance" table.
Changed the minimum frequency in the "Fractional PLL Performance" table.
Changed the minimum and maximum frequency in the "CMU PLL Performance" table.
Made the following changes to the "Transceiver Performance for Arria 10 GT Devices" section.

Send Feedback
Added TX minimum data rate to the "Transmitter and Receiver Data Rate Performance" table.
Changed the maximum data rate condition for chip-to-chip and backplane in the "Transmitter and
Receiver Data Rate Performance" table.
Changed the minimum frequency in the "ATX PLL Performance" table.
Changed the minimum frequency in the "Fractional PLL Performance" table.
Changed the minimum frequency in the "CMU PLL Performance" table.
Added voltage condition to the maximum peak-to-peak diff p-p after configuration and to the VICM specifi
cations in the "Receiver Specifications" table.
Changed the voltage conditions for VOCM in the "Transmitter Specifications" table.
Changed the VOD/VCCT Ratios in the "Typical Transmitter VOD Settings" table.
Added the "Transceiver Clock Network Maximum Data Rate Specifications" table.
Altera Corporation
106
A10-DATASHEET
2016.02.11
Date
Version
January 2015
2015.01.23
Changes
Added a note in the "Transceiver Power Supply Operating Conditions" section.

Made the following changes to the "Reference Clock Specifications" table:
Added the input reference clock frequency parameters for the CMU PLL, ATX PLL, and fPLL PLL.
Changed the maximum specification for rise time and fall time.
Added the VICM (AC and DC coupled) parameters.
Changed the maximum value for Transmitter REFCLK Phase Noise (622 MHz) when 1 MHz.
Changed the Min, Typ, and Max values for the reconfig_clk signal in the "Transceiver Clocks Specifica
tions" table.
Made the following changes to the "Receiver Specifications" table:
Added the maximum peak-to-peak differential input voltage after device configuration specifications.
Changed the minimum specification for the minimum differential eye opening at receiver serial input
pins parameter.
Removed the 120-ohm and 150-ohm conditions for the differential on-chip termination resistors
parameter.
Added the VICM (AC and DC coupled) parameter.
Added the Programmable DC Gain parameter.
Made the following changes to the "Transmitter Specifications" table:
Added the VOCM (AC coupled) parameter.
Added the VOCM (DC coupled) parameter.
Changed the rise and fall time mimimum and maximum specifications.
Added the "Typical Transmitter VOD Settings" table.
Added a note to VCC, VCCP, and VCCERAM typical values in Recommended Operating Conditions table.
Note: You can operate 1 and 2 speed grade devices at 0.9 V or 0.95 V typical value. You can operate -3
speed grade device at only 0.9 V typical value. Core performance shown in this datasheet is applicable for the
operation at 0.9 V. Operating at 0.95 V results in higher core performance and higher power consumption.
For more information about the performance and power consumption of 0.95 V operation, refer to the
Quartus Prime software timing reports and Early Power Estimator (EPE).
Removed military grade operating junction temperature specifications (TJ) in Recommended Operating
Conditions table.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Date
Version
107
Changes
Updated the VCCIO range for HSTL-18 I/O standard in Differential HSTL and HSUL I/O Standards for
Arria 10 Devices table as follows:
Min: Updated from 1.425 V to 1.71 V
Typ: Updated from 1.5 V to 1.8 V
Max: Updated from 1.575 V to 1.89 V
Added a statement to Differential I/O Standards Specifications for Arria 10 Devices table: Differential inputs
are powered by VCCPT which requires 1.8 V.
Added statement in I/O Standard Specifications: You must perform timing closure analysis to determine the
maximum achievable frequency for general purpose I/O standards.
Updated fractional PLL specifications.
Updated fOUT_C to fOUT and updated the maximum value to 644 MHz for all speed grades.
Updated fVCO minimum value from 2.4 GHz to 3.125 GHz.
Removed fOUT_L, kVALUE, and fRES parameters.
Updated I/O PLL specifications.
Updated fOUT_C to fOUT and updated the maximum value to 644 MHz for all speed grades.
Updated fOUT_EXT maximum value to 800 MHz (1 speed grade), 720 MHz (2 speed grade), and 650
MHz (3 speed grade).
Removed fRES parameter.
Updated the description in Periphery Performance Specifications to mention that proper timing closure is
required in design.
Updated AS Timing Parameters for AS x1 and AS x4 Configurations in Arria 10 Devices.
Updated tSU minimum value from 1.5 ns to 0 ns.
Updated tH minimum value from 0 ns to 2.5 ns.
Updated CLKUSR initialization clock source maximum frequency from 125 MHz to 100 MHz for passive
configuration schemes (PS and FPP).

Send Feedback
Altera Corporation
108
A10-DATASHEET
2016.02.11
Date
Version
Changes
Added uncompressed .rbf sizes and minimum configuration time estimation for Arria 10 GX and GS
devices.
Updated uncompressed .rbf sizes for Arria 10 GX 900 and 1150 devices, and Arria 10 GT 900 and 1150
devices.
Updated configuration .rbf size from 335,106,890 bits to 351,292,512 bits.
Updated IOCSR .rbf size from 6,702,138 bits to 1,885,396 bits.
Updated minimum configuration time estimation for Arria 10 GX 900 and 1150 devices, and Arria 10 GT
900 and 1150 devices for the following configuration modes:
Active serial: Updated from 837.77 ms to 883.20 ms.
Fast Passive Parallel: Updated from 104.72 ms to 110.40 ms.
August 2014
2014.08.18
Changed the 3 V I/O conditions in Table 2.

Table 3:
Added a note to the Minimum and Maximum operating conditions.
Changed VCCERAM values.
Changed the Maximum recommended operating conditions for 3 V I/O VI.
Added a note to the I/O pin pull-up tolerance in Table 12.
Changed the VIH values for LVTTL, LVCMOS and 2.5 I/O standards in Table 13.
Table 14, Table 15, and Table 16:
Added SSTL-12 I/O standard.
Removed Class I, II for SSTL-135 and SSTL-125 I/O standards.
Table 19:
Changed the minimum data rate specification for transmitter and receiver data rates.
Changed the minimum frequency specification for the fractional PLL.
Changed the minimum frequency specification for the CMU PLL.
Changed the Core Speed Grade with Power Options section in Table 20.
Altera Corporation

Send Feedback
A10-DATASHEET
2016.02.11
Date
Version
109
Changes
Table 21:
Changed the minimum data rate specification for transmitter and receiver data rates.
Changed the minimum frequency specification for the Fractional PLL.
Changed the minimum frequency specification for the CMU PLL.
Changed the minimum frequency of the ATX PLL.
Table 23:
Added a note to the High Speed Differential I/O standard.

Changed the specifications for CLKUSR pin.
Added columns in Table 29.
Changed the maximum fHSCLK_in and txJitter in Table 32.
Changed the minimum formula for tCD2UMC in Table 42, Table 43, Table 44, and Table 46.
Changed the CLKUSR maximum frequency and minimum number of cycles in Table 47.
Table 48:
Changed the IOCSR .rbf size.

Added Recommended EPCQ-L Serial Configuration Device.
Changed the DCLK frequency and minimum configuration time for FPP in Table 49.
Added the following tables:
External Temperature Sensing Diode Specifications for Arria 10 Devices
IOE Programmable Delay for Arria 10 Devices
Removed the following figures:
CTLE Response in High Gain Mode for Arria 10 Devices with Data Rates 8 Gbps
Removed the CTLE Response in High Gain Mode for Arria 10 Devices with Data Rates < 8 Gbps
March 2014
2014.03.14
Updated Table 3, Table 5, Table 21, Table 23, Table 24, Table 32, and Table 41.
December 2013
2013.12.06
Updated Figure 1 and Figure 2.
December 2013
2013.12.02
Initial release.

Send Feedback
Altera Corporation

Arria 10 Altera

Uploaded by

Copyright:

Available Formats

Arria 10 Altera

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Arria 10 Altera

Uploaded by

Copyright:

Available Formats

Arria 10 Device Datasheet

LLow static power

Arria 10 Device Overview

Absolute Maximum Ratings

Absolute Maximum Ratings

Core voltage power supply

Periphery circuitry and transceiver fabric interface power

Embedded memory power supply

Power supply for programmable power technology and I/O

Battery back-up power supply for design security volatile key

Configuration pins power supply

I/O buffers power supply

Phase-locked loop (PLL) analog power supply

Transmitter output buffer power

HPS core voltage and periphery circuitry power supply

HPS I/O buffers power supply

Arria 10 Device Datasheet

Maximum Allowed Overshoot and Undershoot Voltage

HPS I/O pre-driver power supply

HPS PLL power supply

DC output current per pin

Operating junction temperature

Storage temperature (no bias)

Maximum Allowed Overshoot and Undershoot Voltage

Overshoot Duration as % at TJ = 100C

LVDS I/O (2)

Arria 10 Device Datasheet

Recommended Operating Conditions

Recommended Operating Conditions

Core voltage power supply

Periphery circuitry and transceiver

Configuration pins power supply

Standard and low power

VCC PowerManager (5)

Standard and low power

VCC PowerManager (5)

Arria 10 Device Datasheet

Battery back-up power supply

Power supply for programmable

Recommended Operating Conditions

I/O buffers power supply

3.0 V (for 3 V I/O only)

2.5 V (for 3 V I/O only)

PLL analog voltage regulator power

Precision voltage reference for

Operating junction temperature

Arria 10 Device Datasheet

Transceiver Power Supply Operating Conditions

Power supply ramp time

I/O Standard Specifications on page 17

Transceiver Power Supply Operating Conditions

Chip-to-Chip 17.4 Gbps

Transmitter power supply

Backplane (14) 16.0 Gbps

Arria 10 Device Datasheet

Transceiver Power Supply Operating Conditions

Chip-to-Chip 17.4 Gbps

Receiver power supply

Backplane (14) 16.0 Gbps

Transceiver high voltage