Experiment No. 6 Programmable Unijunction Transistor (PUT)

Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 5

Experiment No.

6
Programmable Unijunction Transistor (PUT)

Laboratory Report
Submitted to Engr. Edwin R. Arboleda
Department of Computer and Electronics Engineering (DCEE)
College of Engineering and Information Technology (CEIT)
Cavite State University
Indang, Cavite

In partial fulfillment of the requirement for


ECEN85- Industrial Electronics

Name
2011-Student No.
March 2, 2015

EXPERIMENT NO. 6
Programmable Unijunction Transistor
Objectives
To display the full wave for voltage across capacitor.
To display the full wave for voltage across the load.
Materials
Transistor (2N2608)
Resistors (2.2k, 68k, 4.7k & 5.6)
Capacitor (0.1F)
Alligator Clip
Breadboard
Oscilloscope
DC Supply
Procedure
1. Construct the circuit shown below.

Figure 6.1. Circuit Diagram for PUT


2.
3.
4.
5.
6.

Connect the circuit to the oscilloscope.


Measure the voltage across the load. Record the data.
Display the output waveform for voltage across the load in the oscilloscope.
Repeat procedure 3, this time connect the voltmeter across the capacitor.
Display the output waveform for voltage across the capacitor in the oscilloscope.

Review of Related Literature

Figure 6.2. Internal Block and Schematic Diagram


According to Boylestad (2010), PUT is essentially an SCR with a control mechanism that
permits a duplication of the characteristics of typical SCR. The term programmable is applied
since RBB, , and VP as defined for the UJT can be controlled through the resistors R B1, RB2, and
the supply voltage VBB.
Data and Results

Figure 6.3. Actual Circuit of PUT

Figure 6.4. Channel 1 and Channel 2 Connected across the Load and Capacitor

Figure 6.5. Voltage across the Load at Channel 1

Figure 6.6. Voltage across the Capacitor at Channel 2

Figure 6.7. Output Waveform for Voltage across Capacitor

Figure 6.8. Output Waveform for Voltage across the Load

Figure 6.9. Output Waveform for Voltage across Load and Capacitor at Channels 1 & 2
Table 6.1. Measured Voltage across the Load and Capacitor
Charging (V)
Discharging (V)
VR2
10.09
1.35
VC
13.1
8
Observation
Conclusion

You might also like