Skip to main content

Return to Question

deleted 77 characters in body; edited title
Source Link
toolic
toolic
  • 61.6k
  • 19
  • 79
  • 126

How to use an input value with repetition operator (System verilog)?

I'm new to verification and system verilog in general. I wanted to know howHow I can use a design input with the repetition operator in a SV assertion.? Basically, what I'm trying to implement is:

property ( ( disable iff((a) or (b) or (c) or (d))
          $rose(req) |-> req[*32]

Here I'm trying to replace the 3232 with t_req, which is an input to the design module and can be changed by the user.

Is there any way to make the assertion dynamic so that the value 32 is not hardcoded?

How to use an input value with repetition operator (System verilog)

I'm new to verification and system verilog in general. I wanted to know how I can use a design input with the repetition operator in a SV assertion. Basically what I'm trying to implement is

property ( ( disable iff((a) or (b) or (c) or (d))
          $rose(req) |-> req[*32]

Here I'm trying to replace the 32 with t_req which is an input to the design module and can be changed by the user.

Is there any way to make the assertion dynamic so that the value 32 is not hardcoded?

How to use an input value with repetition operator?

How I can use a design input with the repetition operator in a SV assertion? Basically, what I'm trying to implement is:

property ( ( disable iff((a) or (b) or (c) or (d))
          $rose(req) |-> req[*32]

I'm trying to replace the 32 with t_req, which is an input to the design module and can be changed by the user.

Is there any way to make the assertion dynamic so that the value 32 is not hardcoded?

Source Link
AmV
AmV
  • 11
  • 2

How to use an input value with repetition operator (System verilog)

I'm new to verification and system verilog in general. I wanted to know how I can use a design input with the repetition operator in a SV assertion. Basically what I'm trying to implement is

property ( ( disable iff((a) or (b) or (c) or (d))
          $rose(req) |-> req[*32]

Here I'm trying to replace the 32 with t_req which is an input to the design module and can be changed by the user.

Is there any way to make the assertion dynamic so that the value 32 is not hardcoded?