Audience
Designers in search of a tool to manage and accelerate their SoC design operations
About Siemens Aprisa
Designing at advanced process nodes requires a new place-and-route paradigm to manage the increasing complexity. Aprisa is a detail-route-centric physical design platform for the modern SoC. Aprisa digital implementation is an RTL2GDSII solution that offers complete synthesis and place-and-route functionality for top-level hierarchical designs and block-level implementation. It's tape-out quality correlation with signoff tools, both for STA timing and DRC, reduces design closure and ensures optimal performance, power, and area (PPA). Aprisa delivers optimal PPA out-of-the-box. This helps physical designers reduce the effort at each step of the place-and-route flow and achieve faster time-to-market Unified architecture and common analysis engines ensure excellent timing and DRC correlation between implementation steps and with signoff tools, greatly reducing the number of flow iterations and ECOs.
Popular Alternatives
Sigrity X Platform
Step into the future with Sigrity X Platform – where innovation meets optimization. Unlock the key to flawless signal and power integrity in your PCB and IC package designs, and leap far beyond the current limits of signal integrity (SI)/power integrity (PI) technology. Imagine effortlessly navigating the complexities of electronic design, and not just meeting, but shattering your time-to-market targets with precision and ease.
With Sigrity X, you're not just working with another tool; you're unlocking seamless in-design analysis synergy within the Allegro X PCB and IC Package platforms. Dive into a comprehensive suite of SI/PI analysis, in-design interconnect modeling, and PDN analysis tools designed to supercharge your performance, ensuring your projects not only meet but exceed deadlines and budgets.
Harness the power of the Sigrity X Platform for flawless performance and reliability success in your next design.
Learn more
Oasys-RTL
Oasys-RTL addresses the need for higher capacity, faster runtimes, improved QoR, and physical awareness by optimizing at a higher level of abstraction and using integrated floorplanning and placement capabilities. Oasys-RTL provides better quality results by enabling physical accuracy, floorplanning, and fast optimization iterations to get to design closure on time. The power-aware synthesis capabilities include support for multi-threshold libraries, automatic clock gating, and UPF-based multi-VDD flow. During synthesis, Oasys-RTL inserts all the appropriate level shifters, isolation cells, and retention registers depending on the power intent as defined in the UPF. Oasys-RTL can create a floorplan directly from the design RTL using design dataflow and timing, power, area, and congestion constraints. It considers regions, fences, blockages, and other physical guidance using the advanced floorplan editing tools and automatically places macros, pins, and pads.
Learn more
Siemens Precision
Precision offers vendor-independent FPGA synthesis. It provides best-in-class performance and area, high-reliability design capabilities, and tight links to simulation and formal equivalency checking. Precision's products are tightly integrated with Siemens' FormalPro LEC for equivalency checking and HDL Designer for design capture and design verification using ModelSim/Questa. Precision RTL, Siemens's entry-level FPGA synthesis product, offers best-in-class quality results with a vendor-independent FPGA synthesis solution. Many space and mil-aero applications require specialized FPGAs with built-in protection from SEEs. NanoXplore introduces new FPGAs targeting this market. Precision Synthesis, in close partnership with NanoXplore, is the first to offer full synthesis support for the NG-Ultra device. Precision has seamless integration with the NXmap P&R tool to complete the design flow from RTL to gates to bitstream generation.
Learn more
PathWave RFIC Design
Go beyond traditional RF simulation to design, analyze, and verify radio frequency integrated circuits (RFICs). Achieve confidence with steady-state and nonlinear solvers for design and verification. Wireless standard libraries accelerate the validation of complex RFICs. Before taping out an RFIC, verification of IC specifications via RF simulation is a must. Simulations include effects of layout parasitics, complex modulated signals, and digital control circuitry. With PathWave RFIC Design, you can simulate in both the frequency and time domain and bring your designs to and from Cadence Virtuoso. Accurately model components on silicon chips. Optimize designs with sweeps and load-pull analysis. Integrate RF designs in the Cadence Virtuoso environment. Increase performance using Monte Carlo and yield analysis. Simplify debugging with safe operating area warnings. Utilize the latest foundry technology immediately.
Learn more
Integrations
No integrations listed.
Company Information
Siemens
Founded: 1847
United States
eda.sw.siemens.com/en-US/ic/aprisa/
Videos and Screen Captures
You Might Also Like
PRTG Network Monitor | Making the lives of sysadmins easier
PRTG Network Monitor is an all-inclusive monitoring software solution developed by Paessler. Equipped with an easy-to-use, intuitive interface with a cutting-edge monitoring engine, PRTG Network Monitor optimizes connections and workloads as well as reduces operational costs by avoiding outages while saving time and controlling service level agreements (SLAs). The solution is packed with specialized monitoring features that include flexible alerting, cluster failover solution, distributed monitoring, in-depth reporting, maps and dashboards, and more.
Product Details
Platforms Supported
Windows
Linux
Training
Documentation
Webinars
In Person
Videos
Support
Phone Support
Online