RF 24 TR

ELAN Microelectronics Corp.
RF24DT-50DS 2.4GHz Digital RF Module Application Note
Elan Microelectronics Corp.
Office:
NO. 12, Innovation 1st. RD., Science-Based Industrial Park, Hsinchu City, Taiwan, R.O.C. TEL: (03) 563-9977 FAX: (03) 563-0118 http://www.emc.com.tw
Publication Release Date: Sep.09. 2009 Document Version: V1.0
RF24DT-50DS
2.4GHz Digital RF Module Application Note
Contents
1.Description................................................................. 2.Feature ..................................................................... 3.Block Diagram............................................................... 4.Pins assignment............................................................. 5.Function Description........................................................ 6.Application circuit......................................................... 7.Demo kit .................................................................... 8.PCB ......................................................................... 9.Technical ................................................................... 10.BOM ........................................................................ 11.Description of Operation Mode ............................................. 12.State Machine of Operation Mode ........................................... 13.System Flowchart........................................................... 14.Star Network............................................................... 15.Frame Structure............................................................ 16.Operation Timing Diagram .................................................. 17.SPI Interface Timing Diagram .............................................. 18.SPI Programmable Function Description ..................................... 19.Serial Register Format of Power ON Initialization ......................... 20.Appendix: .................................................................. 21.History: ................................................................... 2 2 3 3 5 6 7 7 8 9 10 12 13 19 22 23 30 32 35 38 40
* This specification are subject to be changed without notice.
9/16/2009
~ 1 ~
RF24DT-50DS
1. Description
The EM198850H/AW is a CMOS integrated circuit that performs all functions from the antenna to the microcontroller for transmission and reception of a 2.4GHz digital data. This transceiver IC integrates most of the functions required for data transmission into a single integrated circuit. Additionally, the programmability implemented reduces significantly external components count, board space requirements and external adjustments.
2. Feature
- Single-chip FSK transceiver - Auto ACK & Retransmit - Star-Network with 6 channels - Address and CRC computation - 1/1.6Mbps Data Rate - 1 ~ 64 bytes Payload Length - 64 bytes FIFO Size - 4-wire digital interface (SPI) - Boost data mode - Power supply range: 1.8 to 3.6V - Automatic bypass internal LDO in low supply voltage - Battery Low Supply Voltage Detector - Support 4 power modes: Active/Standby/Idle/Power Down - Operation range: -40 to +85 - Standard CMOS process - On-chip VCO, PLL and PLL Loop Filter - On chip channel filter Applications - Wireless mouse, keyboard, joystick - Keyless entry - Alarm and security system - Home automation - Surveillance - Automotive - Telemetry - Industrial sensors - Wireless data communication - Toys
9/16/2009
~ 2 ~
RF24DT-50DS
3. Block Diagram
4. Pins assignment
9/16/2009
~ 3 ~
RF24DT-50DS
Pin 19, 24. Exposed Pad 1 2 3 4, 5. 6 7 8 9 10 11 12 13 14 15 16 17
Symbol DVDD3/AVDD3 GND IREF VREG_OUT AVDD_RF RFIO VMOD AVDD_PLL OSCI OSCO DVDD DR_IRQ SPI_MISO SPI_MOSI SPI_CLK CSn IRQ_RSSI
Type PWR GND Analog Input PWR PWR GND RF 50 Analog I/O PWR Analog I/O Analog I/O PWR Digital I/O Digital I/O Digital I/O Digital I/O Digital I/O Digital I/O
Descriptions Power supply voltage. Ground connection.

Reference resistor pin, connect to an external resistor On-chip voltage regulator output RF power supply
Ground connection. RF input/output

Connect to external capacitor for filtering PLL power supply
Crystal pin1 Crystal pin2

Digital power supply a. Interrupt signal in buffer mode b. Data input/data output in direct mode
a. Master input/slave output in SPI mode b. Data output in buffer mode

a. Master output/slave input in SPI mode b. Data input in buffer mode SPI input clock SPI selection/programming enable IRQ_RSSI output high - to indicate the MCU to read the RSSI, RSSI only valid during receiving signal - Let MCU know the channel is occupied Battery Low Power Detector Chip enable, enable voltage regulator S Demodulator analog output, connect to an external AC coupling capacitor Demodulator analog output, connect to an external AC coupling capacitor RX IF power supply, voltage regulator output
18 20 21 22 23
B_D CE DMC_P DMC_N ADD_IF
Digital I/O Digital I/O Analog I/O Analog I/O PWR
9/16/2009
~ 4 ~
RF24DT-50DS
5. Function Description
The Elan EM198850AW IC is a low-cost, fully integrated CMOS radio frequency (RF) transceiver, combined with dual 64-byte buffered framer block. The RF transceiver is a self-contained, fast-hopping FSK data modem, data rate can be operated up to 1.6Mbps in buffer mode or 2Mbps in direct mode, optimised for use in the widely available 2.4 GHz ISM band. It consists of a fully integrated frequency synthesizer, a power amplifier, a crystal oscillator, a demodulator, modulator, and Auto-ACK protocol engine. A reduced off chip filter is realized by the low IF RX architecture, minimizing the need for external components. The transceiver utilizes extensive digital processing for excellent overall performance, even in the presence of interference and transmitter impairments. Typical transmit power is 0dBm and digitally controlled, low-IF receiver architecture results in sensitivity to -92dBm or better, with impressive selectivity. User can program transmitter output power, frequency channels, and protocol setup easily through a SPI interface. In normal application, the on-chip framer processes and stores the RF data in the background, unloading this critical timing function from the MCU. This lowers MCU speed requirements, expedites product development time, and frees the MCU for implementing additional product features. Many configurations are possible, depending on the users specific needs. Transmit data is easily sent over-the-air as a complete frame of data, with syncword, SOF, address, payload, and CRC. Receiving data is just the opposite, using the syncword to train the receiver clock recovery, then the address is checked, then the data is reverse formatted for receive, followed by CRC. All of this is done in hardware to ease the programming and overhead requirements of the baseband MCU. For longer battery life, power consumption is minimized by automatic enabling of the various transmit, receive, PLL, and PA sections, depending on the instantaneous state of the chip. An idle mode is also provided for ultra low current consumption.
9/16/2009
~ 5 ~
RF24DT-50DS
6. Application circuit
9/16/2009
~ 6 ~
RF24DT-50DS
7. Demo kit
8. PCB
Top Layer Bottom Layer
Module-P1 interface pins name: Pin Name Description 1 EXT12M Not used. 2 VDD Power supply voltage +3.3V. 3 SPI_MISO a. Master input/slave output in SPI mode b. Data output in buffer mode 4 CE Chip enable, enable voltage regulator 5 SPI_CLK SPI input clock. 6 SPI_MOSI a. Master output/slave input in SPI mode. b. Data input in buffer mode. 7 CSn SPI selection/programming enable. 8 RSSI IRQ_RSSI output high - to indicate the MCU to read the RSSI, RSSI only valid during receiving signal. - Let MCU know the channel is occupied. 9 DR_IRQ a. Interrupt signal in buffer mode. b. Data input/data output in direct mode. 10. GND Ground connection.
* This specification are subject to be changed without notice. 9/16/2009
~ 7 ~
RF24DT-50DS
9. Technical
RFIC/Module DC/AC Bias: DC Voltage input +3.0V Operating mode
IC Pins
1 3, 23. 2, 8, 11. 4, 5, E. 6 7 9 10 12
Module Descriptions Pins X X X 10 X X X X 9* Reference resistor pin, connect to an external resistor Analog Power supply voltage. Digital Power supply voltage. Ground. Antenna, RF signal input/output. NC Input to the crystal oscillator gain block. Output of the crystal oscillator gain block. a. Interrupt signal in buffer mode. b. Data input/data output in direct mode. IRQ_RSSI output high - to indicate the MCU to read the RSSI, RSSI only valid during receiving signal. - Let MCU know the channel is occupied. SPI selection/programming enable. a. Master output/slave input in SPI mode. b. Data input in buffer mode. SPI input clock. Chip enable, enable voltage regulator a. Master input/slave output in SPI mode b. Data output in buffer mode S Demodulator analog output, connect to an external AC coupling capacitor Demodulator analog output, connect to an external AC coupling capacitor AVDD & DVDD for the analog & digital I/O pins. Nominally +3.0 VDC, Unregulated input to the on-chip LDO voltage regulator.
AC Characteristic Reference
DC bias +0.6V +1.8V +1.8V 0V +1.8V
2.4GHz 12MHz 1.0Vpp 12MHz 1.0Vpp DR_IRQ
17
8* 7 6* 5 4 3* X X 2
IRQ_RSSI SPI enable SPI data input SPI clock Digital I/O SPI data output RX IF RX IF +3.0V
16 14 15 20 13 21 22
19, 24
*: according to firmware setting.
9/16/2009
~ 8 ~
RF24DT-50DS
10. BOM
EM19885 EM198850 2.4GHz RF Transceiver Module BOM
Comment Description 1.0P/10V 1005 NPO Ceramic Capacitor 3.0P/10V 1005 NPO Ceramic Capacitor 3.9P/10V 1005 NPO Ceramic Capacitor 6.8P/10V 1005 NPO Ceramic Capacitor 33P/10V 1005 NPO Ceramic Capacitor 33n/10V 1005 X7R Ceramic Capacitor 100n/10V 1005 X7R Ceramic Capacitor 1u/6.3V 1005 X7R Ceramic Capacitor 5.6nH HI1005 Ceramic Chip Inductor 8.2nH HI1005 Ceramic Chip Inductor 4R7 1005 Carbon Film Resistor 62K 1005 Carbon Film Resistor 1M 1005 Carbon Film Resistor EM198850H RFIC HC-49US20ppm/CL20P 12MHz PCB 12X22mmX0.8mm FR-4 2.4GHz PIFA PIFA Antenna Total *:depend on Y1 load capacitance. Designator C11. L4. C2. C3. C9, C10*. C8. C5, C6. C4, C7. L1. L2. R3. R1. R2. U1 Y1 PCB ANT Quantity 1 1 1 1 2 1 2 2 1 1 1 1 1 1 1 1 19
9/16/2009
~ 9 ~
RF24DT-50DS
11. Description of Operation Mode

Operation Mode Power Down Idle Configuration Standby I TX Buffered Standby II TX Direct RX Buffered RX Direct 0x40 [1:0] x x x 00 10 10 10 01 01 0x41 [7:0] x x x x 0x80 0x80 0x80 0x81 0x81 0x00 [7] [6] x 0*a 1 0 1 1 1 1 1 x 1 1 1 1 1 0 1 0 [5] x 0 x 1 1 1 0 1 0 [0] 1 0 1 1 1 1 1 1 1 0x01 [3:1] X 101 010 110 010 010 010 010 010 CE Pin 0 0 1 1 1 1 1 1 1 CSn Pin x x 0 1 1 1 1 1 1 MOSI Pin SPIin SPIin SPIin FIFOin FIFOin FIFOin SPIin SPIin SPIin MISO Pin SPIout SPIout SPIout SPIout SPIout SPIout SPIout FIFOout SPIout IRQ Pin
IRQout IRQout IRQout Datain IRQout Dataout
Table 3: Operation Mode

*a: When using external Xtal with internal oscillator, (i.e. R00[2]=1), MCU write 0. When using external clock from MCU, (i.e. R00[2]=0), register R00[7] dont care.
For detail register setting, refer to the state machine of operation modes. Please follow the register sequence order showed from up to down when you write the register setting. The symbol x means that dont write the registers when you change the operation mode. Configuration When CSn=0 and CE = 1, the SPI interface may be activated to program the SPI register value. For the detail timing diagram, you can refer to the Figure 16 ~ Figure 18. Power Down Mode When the pin CE sets to 0 and 0x00[0] sets to 1, the EM198850AW is disabled with the minimal current consumption. When entering the power down mode, EM198850AW is not active including voltage regulators and crystal block, and the values of all registers are clear. Idle Idle mode is used to minimize average current consumption while maintaining short start up times. In this mode, the contents of all registers are maintained by internal power supply voltage. It will reduce the register initialization time on the next start up time from idle mode into buffer mode. EM198850AW is not active including voltage regulators and crystal block. Standby I For RX or TX device, all the RF blocks and mini Mac baseband system clock will be turned off to save average current consumption. In this mode, only voltage regulators, crystal oscillator and clock buffers are active to speed up the start-up time. The configuration word content is maintained during standby I mode. TX Buffered Mode (BUF) As a transmitter with the function of FIFO and packet handling Standby II When TX FIFO is empty in TX buffer mode, the TX device would stay in the standby II mode. In
~ 10 ~
RF24DT-50DS
this mode, the regulators, crystal oscillator, clock buffers and mini Mac baseband system clock are activated. No any start-up time is need. TX Direct Mode (DR) As a transmitter without the function of the FIFO and packet handling RX Buffered Mode (BUF) As a receiver with the function of FIFO and packet handling RX Direct Mode (DR) As a receiver without the function of the FIFO and packet handling
9/16/2009
~ 11 ~
RF24DT-50DS
12. State Machine of Operation Mode

The Figure is the state machine of operation modes. The MCU can follow the register sequence to write SPI registers into the desired operation mode through digital SPI interface.
Figure 2: State machine diagram
9/16/2009
~ 12 ~
RF24DT-50DS
13. System Flowchart

Tx operation
Figure 3: Operation flowchart of Tx

~ 13 ~
RF24DT-50DS
If there is a packet present in Tx FIFO, the EM198850AW enters Tx Buffer mode and transmits the packet. If Auto ACK is enabled, the EM198850AW enters Rx mode to receive an ACK packet. If the ACK packet is not received before timeout occurs, the EM198850AW returns to Tx standby II mode. It stay in Tx standby II mode until the Backoff Time(0x58[7:0]) has elapsed. If number of retransmits has not reached the ETRYCNT(0x47[7:4]), the EM198850AW start to transmit the last packet once more. When number of retransmits reach the maximum number, the EM198850AW assert DR(IRQ) and automatically add one to packet loss count(0x4F[7:3]) . EM198850AW return to standby II mode wait for next new packet input.
9/16/2009
~ 14 ~
RF24DT-50DS
Rx operation
Figure 4: Operation flowchart of Rx

~ 15 ~
RF24DT-50DS
If a packet is received from transmitter, the EM198850AW assert DR(IRQ) and put receive packet in Rx FIFO. If Auto ACK is enabled, the EM198850AW enters Tx mode to transmit an ACK packet. After ACK packet is transmitted, the EM198850AW return to Rx mode. When the FIFO is full, number of payload equal to PKTCNT, all the RF circuits will turn off automatically to save power consumption. RF circuits will turn on when the FIFO is not full. RSSI operation in Rx
Figure 5: RSSI operation timing diagram in Rx In Rx device, pin 17, sets as IRQ_RSSI, is high to indicate that it is available for the MCU to read the RSSI registers, R0x4B[5:0] through the SPI interface. RSSI values are only valid during receiving signal.
9/16/2009
~ 16 ~
RF24DT-50DS
Xtal Frequency Offset Calibration If the EM198850AW uses the external Xtal with internal oscillator to create the system clock, the EM198850AW provide the auto frequency tuning engine to fine the Xtal frequency. Calibration Flow PTx/PRx is already linked in normal operation
1. Start
Start
2. Set registers into Direct Mode
Into Tx Direct Mode for Tx device Into Rx Direct Mode for Rx device
3. For Rx device, write R0x0C[4]=1 to start frequency calibration. For Tx device, it outputs a single carrier as reference frequency for Rx device 4. Waiting 3 msec for the timing of frequency calibration (TBD)
MCU write R0x0C[4] = 1 to start frequency calibration
waiting 3 ms (TBD) for frequency calibration
5. For Rx device, write R0x0c[4]=0 to finish the calibration flow
MCU write R0x0C[4] =0 to exit frequency calibration
6. End
End
7. Recover to the normal operation mode
Into Tx Buffer Mode for Tx device Into Rx Buffer Mode for Rx device
9/16/2009
~ 17 ~
RF24DT-50DS
Xtal Frequency Offset Calibration Timing Diagram
Figure 6: Xtal Frequency Offset Calibration Timing Diagram Note: When the devices go into POWER DOWN mode, all the calibration result will be refreshed EM198850AW sharing crystal with a MCU When using a MCU to drive the crystal reference pin XC2 of the EM198850AW transceiver, some rules must be followed. First, the register R0x00[2] is set to Low. When MCU drives the EM198850AW clock input pin, XC2, the requirement of load capacitance CL is set by the MCU only. The frequency accuracy of +/-60ppm is still required to get a functional radio link. The input signal should not have amplitudes exceeding any rail voltage, but any DC voltage within this is OK. To achieve low current consumption and also good SNR ratio when using an external clock from MCU, it is recommended to use an input signal larger than 0.4 V-peak. When clocked externally, XC2 is the input pin, and XC1 is not used. XC1 must be connected to ground.
9/16/2009
~ 18 ~
RF24DT-50DS
14. Star Network

An EM198850 configured as primary RX will be able to receive data through 6 different data pipes. A data pipe will have a unique address but share the same frequency channel. This means that up to 6 different EM198850 configured as primary TX can communicate with one EM198850 configured as RX, and the EM198850 configured as RX will be able to distinguish between them. Only one data pipe can receive a packet at a time.
Figure 7: in a star network Configuration The following settings are common to all data pipes: Auto ACK enable STARTNET enable CRC encoding scheme Tx / Rx Address width Frequency channel Air data pipe RF data rate The data pipes are enabled with the bits in the 0x41[5:0] register. Each data pipe address is configured in the RXADR0 ~ RXADR5. Each data pipe can have up to 2 byte configurable address. Data pipe 0 has a unique 2 byte address. Data pipe 1~5 shares the 8 most
~ 19 ~
RF24DT-50DS
significant address bits. Figure 8. is an example of how data pipes 0~5 are addressed.
Figure 8: Addressing Data Pipes 0~5 The Rx receives packet from more than one Tx. To ensure that the ACK packet from the Rx is transmitted to the correct Tx, the Rx takes the data pipe address where it received the packet and use it as the Tx address when transmitting the ACK packet. On the Tx device, the TXADR must be same as the RXADR0. On the Rx device, the RXADR0~RXADR5, defined as the data pipe address, must be unique. Figure 2. is an example of data pipe addressing for the Tx and Rx.
9/16/2009
~ 20 ~
RF24DT-50DS
Figure 9: Example of data pipe addressing
9/16/2009
~ 21 ~
RF24DT-50DS
15. Frame Structure

Data Frame-structure
ACK Frame-structure
Table 4: Frame Structure Sync: 4-12 bytes (Default 4 bytes) - SOF: Start of Frame (1byte) - Address: Programmable byte length (1-2 Byte) - PID: 1 byte When STARNET 0x40[7] is enabled, PID is adding to frame structure. When STARNET 0x40[7] is disabled, PID is removing from frame structure. Example: If STARNET 0x40[7] is enabled and set payload length 4 bytes (PKTLEN 0x44[6:0] = 4), PID= 1 byte, the available payload = 3 bytes If STARNET 0x40[7] is disabled and set payload length 4 bytes (PKTLEN 0x44[6:0] = 4), PID= 0 byte, the available payload = 4 bytes [7]: Packet type, auto generate by HW 1b0 : Data packet (needs ACK or not) 1b1: ACK packet [6:4]: 000~101 Pipe data number, auto generate by HW [3:0]: Packet sequence number, It is used by the Rx device to determine if a packet is new or retransmitted. It defined by user. - Payload: Programmable byte length (1-64 Byte) - CRC: Programmable length(0,1,2,4 Byte)
9/16/2009
~ 22 ~
RF24DT-50DS
16. Operation Timing Diagram

Tx/Rx Link Operation Timing Diagram without Auto-ACK in Buffer Mode
Tx to Rx Operation Timing Diagram
Figure 10: Tx/Rx Link Operation Timing Diagram without Auto-ACK in Buffer Mode Condition: Disable Auto ACK 0x40[3:2] = 00 PKTCNT 0x45[7:4] = 0001 Enable RXEN0 0x41[5:0] = 000001 The PTx DR is asserted after the packet is transmitted by the PTX. The PRx DR is asserted after the packet is received by the PRX.
9/16/2009
~ 23 ~
RF24DT-50DS
Tx/Rx Link Operation Timing Diagram with Auto ACK in Buffer Mode
Figure 11: Tx/Rx Link Operation Timing Diagram with Auto-ACK in Buffer Mode Condition: Enable Auto ACK 0x40[3:2] = 11 PKTCNT 0x45[7:4] = 0001 Enable RXEN0 0x41[5:0] = 000001 When the transmission ends the PTX device automatically switches to Rx mode to wait for the ACK packet from the PRX device. After the PTX device receives the ACK packet it responds with an interrupt to MCU. When the PRX device receives the packet it responds with an interrupt to MCU.
9/16/2009
~ 24 ~
RF24DT-50DS
Tx/Rx Link Operation Timing Diagram with Auto ACK in Buffer Mode ACK Lost Condition: PTx transmits Data PTx doesnt receive ACK Retransmit Data (Retransmit time=1) PTx receives ACK
Tx to Rx Operation Timing Diagram, 0x47[7:4]RETRYCNT=1
Figure 12: ACK Lost Condition for Tx/Rx Link with Auto-ACK in Buffer Mode Condition: Enable Auto ACK 0x40[3:2] = 11 PKTCNT 0x45[7:4] = 0001 Enable RXEN0 0x41[5:0] = 000001 RETRYCNT 0x47[7:4] = 0001 After Data 0 is transmitted, the PTX enters RX mode to receive the ACK packet. After the first transmission, the PTX waits specified time for ACK packet (T7), if it is not in specified time slot, the PTX retransmit the Data 0. When the retransmitted packet is received by the PRX, the PRX DR is asserted and ACK is transmitted back to the PTX. When the ACK is received by the PTX, the PTX DR is asserted.
9/16/2009
~ 25 ~
RF24DT-50DS
Tx/Rx Link Operation Timing Diagram with Auto ACK in Buffer Mode ACK Lost Condition: PTx transmits Data PTx doesnt receive ACK Retransmit Data (Retransmit time=1) PTx doesnt receive ACK again Packet Loss Count + 1
Tx to Rx Operation Timing Diagram, 0x47[7:4]RETRYCNT=1
Figure 13: ACK Lost Condition for Tx/Rx Link with Auto-ACK in Buffer Mode Condition: Enable Auto ACK 0x40[3:2] = 11 PKTCNT 0x45[7:4] = 0001 Enable RXEN0 0x41[5:0] = 000001 RETRYCNT 0x47[7:4] = 0001 If the PTX retransmit counter exceeds the RETRYCNT 0x47[7:4], the PTX DR is asserted and automatically add one to packet loss count (0x4F[7:3]). The payload in PTX FIFO is removed.
9/16/2009
~ 26 ~
RF24DT-50DS
Tx/Rx Link Operation Timing Diagram in Direct Mode

Figure 14: Tx/Rx Link Operation Timing Diagram in Direct Mode Condition: Set 0x00[6] = 0, 0x00[1] = 1 Set 0x00[4:3] = 10 for Rx device Set 0x00[4:3] = 01 for Tx device When RF blocks are active in Tx device, we need to write dummy sync from pin of DR. It can reduce the Rx receiving settling time. The figure shows the timing diagram from direct mode into idle mode, then into direct mode again.
9/16/2009
~ 27 ~
RF24DT-50DS
Tx/Rx Switching Operation Timing Diagram in Direct Mode Tx DR Mode to Rx DR Mode Timing Diagram
Figure 15: Tx/Rx Switching Operation Timing Diagram in Direct Mode Condition: Set 0x00[6] = 0, 0x00[1] = 1 Set 0x00[4:3] = 10 for Rx device Set 0x00[4:3] = 01 for Tx device When RF blocks are active in Tx device, we need to write dummy sync from pin of DR. It can reduce the Rx receiving settling time. The figure shows the timing diagram for Rx/Tx switching operation. If the devices change from Tx(Rx) into Rx(Tx) directly, the devices dont go into standby mode. Besides, the PLL block only takes the time T5 not T3 for PLL settling time.
9/16/2009
~ 28 ~
RF24DT-50DS
Time Formula Description: Payload Length: n Data rate: rate Sync 0x43 [4:0]: s Address 0x42[7:6]: a SCK Frequency: SCK CRC Check 0x43 [6:5]: r SOF: 1 byte PID: When STARNET 0x40[7] =1, PID = 1 byte, else PID=0 Slot time 0x47 [3:0]: SLT ACKTOSLOT 0x49 [7:0]: ATS BACKOFFWIN 0x58 [7:0]: BFW
Formula Description T1 must be over 0.8ms for Xtal and regulator settling when using external Xtal with internal oscillator. Only 200us is needed for regulator settling when system reference clock is shared with MCU Burst Mode : T2 = (n+1) *8 /SCK Non-Burst Mode : T2 = (2*n) *8 /SCK T3 = 120us T4 = (s+SOF+a+n+r)*8/rate + 15us T5 =60us T6=(s+SOF+PID+a+r)*8/rate T7= ATS*SLT*10us T8= BFW*SLT*10us T9= 10us Table 5: Delay Times Information T1: Initiation setting time T2: TX: Write data to FIFO; RX: Read data from FIFO T3: RF delay time for transmit data. (Waiting for PLL settling) T4: Packet Input Data Transmission Time T5: RF delay for transmit ACK data. (Waiting for PLL settling) T6: ACK packet Data Transmission Time T7: ACK waiting time, must be larger then T5+T6, programmable from 10us to 32ms. T8: Retransmit waiting time, programmable from 0 to 32ms T9: Packet Handling Time
9/16/2009
~ 29 ~
RF24DT-50DS
17. SPI Interface Timing Diagram

A. SPI interface Read / Write for Register
When A7 = 1, MCU read value from EM198850 register. When A7 = 0, MCU write value to EM198850 register.
SPI Read A7=1
SPI Write A7=0
Figure 16: SPI Read/Write Register Timing Diagram B. SPI interface Read / Write for Buffer mode When 0x40[6] = 1, SPI interface switch to Burst mode. Address = 0x7F for FIFO address Burst Mode: Buffer Read A7=1 (PKTCNT=1)
9/16/2009
~ 30 ~
RF24DT-50DS
Buffer Write A7=0 (PKTCNT=1)
Figure 17: SPI interface switch to Burst mode when 0x40[6]=1 When 0x40[6] = 0, SPI interface switch to Non-Burst mode. Address = 0x7F for FIFO address Non-Burst Mode: Buffer Read A7=1 (PKTCNT=1)
Buffer Write A7=0 (PKTCNT=1)
Figure 18: SPI interface switch to Non-Burst mode when 0x40[6]=0
9/16/2009
~ 31 ~
RF24DT-50DS
18. SPI Programmable Function Description

Data Rate & Crystal Frequency Register Setting
Table 6: Data Rate & Crystal Frequency Register Setting Table According to the date rate and crystal frequency, find out the corresponding register values before write registers. When write the initial register values, set the relative register values. Description of register R0x0E[7] 1: set 1 to forbid to write anyone of RF SPI registers address from 0x20 to 0x33 0: set 0 to allow to write anyone of RF SPI registers address from 0x20 to 0x33 Example: If MCU needs to write register R28, because it is one of RF SPI registers from 0x20 to 0x33, MCU writes register sequence from R0E[7] = 0 R28 R0E[7] =1 Operation Mode Register Setting in Direct Mode
Table 7: Operation Mode Register Setting Table

*b: the register value of R00[5] is selected by the Table 7. Its determined by Xtal frequency.
Write Register Sequence from R0C R0E[7]=0 R28 R0E[7] =1 R00 R00 R01 R44 R43 R00 R40 R41 R7F into direct mode RF Status Indication RF Status indication R07[6] R2E[5] RSSI[5:0] 0 1 {RSSI[5:1], LD} 1 1 Table 8: RF Status Indication Table When set R0x07[6] = 0 & R2E[5] =1, When PLL turns on, MCU needs to wait 150usec, then MCU reads
~ 32 ~
RF24DT-50DS
R0x4B[5:0] to get the RSSI digital output value, RSSI[5:0]. Write Register Sequence from R07 R0E[7]=0 R2E R0E[7] =1
When set R0x07[6] = 1 & R2E[5] =1, When PLL turns on, MCU needs to wait 150usec, then MCU reads R0x4B[5:1] to get the RSSI digital output value, RSSI[5:1]. When PLL turns on, MCU needs to wait 350usec, then MCU reads R0x4B[0] to get the LD signal (PLL lock detection indication). Write Register Sequence from R07 R0E[7]=0 R2E R0E[7] =1 Operation Mode Register Setting in Normal Operation Condition
9/16/2009
~ 33 ~
RF24DT-50DS
Figure 19: Operation Mode Register Setting in Normal Operation Condition Channel Change in Buffer Mode: Write 0x02[6:0] as the table listed below CH_NO 0x02[6:0] 1 0x01 2 0x02 62 0x3E 63 0x3F 80 0x50 81 0x51 82 0x52 Table 9: Channel Change Control Table Frequency Deviation Control:
Table 10: Frequency Deviation Setting Battery Detection Level Setting Threshold Voltage 0x29[1:0] 0x26[7]=0 0x26[7]=1 00 1.9 1.7 01 2.0 1.8 10 2.1 1.9 11 2.2 2.0 Table 11: Battery Detection Level Setting Write Register Sequence from R0E[7]=0 R29 R26 R0E[7]=1 to change the battery detection level. Battery detection function is only active when CE = High. RX/TX FIFO Reset Function When MCU writes R0x4D[0] = 1, FIFO will be reset. For RX device, because RX receiver is always active, RF blocks need 120usec settling time after FIFO reset
9/16/2009
~ 34 ~
RF24DT-50DS
19. Serial Register Format of Power ON Initialization

Follow the serial register addresses showed below to initialize the EM198850 RF transceiver. The register address 0x40[7:0] and 0x41[7:0] are used to set the device into TX or RX mode. The values showed in table are for the condition listed below: Date Rate = 1Mbps Xtal Frequency = 12MHz TX/RX Buffer Mode Package Length = 8 bytes Syn. Length = 4 bytes Disable Star Network Register Address 0x4E 0x4D 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4A 0x4B 0x4C 0x50 0x51 0x52 0x53 0x54 0x55 0x56 0x57 0x58 0x00 0x01 0x02 0x03 0x04 0x05 0x06 Initialization Register Description TX 0x02 0x01 0x98 0xC4 0x08 0x10 0x09 0x11 0x01 0x8A 0x27 0x00 0x06 0x00 0x11 0x22 0x33 0x44 0x55 0x66 0x77 0x08 0xE5 0x84 0x00 0xC6 0x00 0x40 0x5D
~ 35 ~
RX Value reference to Table 6 Value reference to Table 6
Value reference to Table 6
Value reference to Table 6
Value reference to Table 6 Value reference to Table 6 Value reference to Table 6
9/16/2009
RF24DT-50DS
0x07 0x18 0x08 0x40 0x09 0x18 0x0A 0x47 Value reference to Table 6 0x0B 0x0B 0x0C 0xE0 Value reference to Table 6 0x0D 0x4F 0x0E 0x11 0x0F 0x1C 0x20 0xAD 0x21 0x64 0x22 0x00 0x23 0xC3 0x24 0xBD 0x25 0xA2 0x26 0x1A Value reference to Table 6 0x27 0x09 0x28 0x00 Value reference to Table 6 0x29 0xB8 Value reference to Table 6 0x2A 0x71 0x2B 0x06 0x2C 0x80 0x2D 0x1A Value reference to Table 6 0x2E 0x09 0x2F 0x64 0x30 0xC0 0x31 0x00 0x32 0x40 0x33 0x3B 0x00 0xA7 0x32 0x4A 0x00 0xE5 Value reference to Table 6 0x0E 0x91 0x40 0x51 0x41 0x81 0x0C 0xC0 0x02 0x80 0x04 0x4A 0x05 0xDA 0x06 0xFA After waiting 250uS, MCU continues reading 0X4B[5:0] 5times. Select maximum 0x4B value and minus 4, 0x4A 0x4B (Max)-4 then write this result into 0x4A 0x05 0x40
~ 36 ~
RF24DT-50DS
0x02 0x0C
0x00 0xE0
9/16/2009
~ 37 ~
RF24DT-50DS
20. Appendix:
Grounding System PCB should always be laid out with a ground plane connected to the negative power supply. If this is not done properly, obscure circuit behavior might occur. From a digital designer point of view the reason to this might be difficult to understand, as most digital circuitry functions very well without a ground plane. At RF frequencies even a short line will work as an inductor. All connections to the ground plane must be made as short as possible. A via should be placed close every pad that is to be grounded. Never let two ground pads share one via, this can lead to cross talk between the two pads due to the impedance of the via itself. With surface mounted PCBs all signal routing is done on the same side as where the components are mounted, and the ground plane will be on the opposite side. Preferably the ground plane should cover the complete PCB (except under PCB antennas). If a PCB with more than two layers is used, the ground plane should be placed in the layer that is adjacent to the upper signal layer. It is also a good idea to fill all available space at the signal routing layers with ground plane. These ground planes must then be connected to the main ground plane with multiple vias. Please note that the characteristics of inductors will be changed by the presence of a ground node close by. This must be taken into consideration when selecting value and placing of these. The ground system will change the antenna impedance when mount the RF module to main PCB, hence, adding an inductor or used the micro-strip to separation the RF & MCU ground system. The solution show as below:
Module placement rules To ensure antenna has proper radiation, module placement on the system board is an important issue for the system design. We summarize the considerations in the following rules of thumb: Dont put any ground plane and circuit beneath the antenna pattern area. If possible, keep the space around the antenna clear from conducting or dielectric materials, such as electronic components, the casing or the user's body.
~ 38 ~
RF24DT-50DS
If possible, put the module on the edge of the system.
Antenna Characteristic
CH1 S22 20 dB 2: 3: 4: dB MAG -80 dB
20 dB
1:
-20.06 dB 2.45 +400 MHzGHz -10.49 dB 2.4025 GHz -11.93 dB 2.48 GHz -19.83 dB 2.435 GHz
CH1 S22
1 U
1: 2:
61.72 42.33
j767.0 m 2.45 GHz -j23.72 2.4025 GHz j12.23 2.48 GHz -j6.890 2.435 GHz
0.5
3: 2 86.48 4: 53.33
3 5
CAL CAL
41 3 10 dB/ 0 0.2 0.5 1 1 4 2 5 10
CPL
2 -5
CPL
FIL 1k
FIL 1k
-0.5
-2
-80 dB 100 MHz/ Date: 22.AUG.07 CENTER 2.45 GHz 05:40:44 SPAN 1 GHz CENTER 2.45 GHz Date: 22.AUG.07 05:41:23
-1 SPAN 1 GHz
RF Module with Main PCB Note The crystal distributed on the RF module is dip type, it should have via hole underneath the RF module on the main board to make good module contact. Recommendation shows as below:
9/16/2009
~ 39 ~
RF24DT-50DS
21. History:
Date Description Version V1.0 Sep. 09. 2009 New Creation.
9/16/2009
~ 40 ~

RF 24 TR

Uploaded by

Copyright:

Available Formats

RF 24 TR

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

RF 24 TR

Uploaded by

Copyright:

Available Formats

What are the main features of the RF24DT-50DS module?

What are the main features of the RF24DT-50DS module?

What are the different power modes supported by the module?

What are the different power modes supported by the module?

ELAN Microelectronics Corp.

RF24DT-50DS 2.4GHz Digital RF Module Application Note

Elan Microelectronics Corp.

Publication Release Date: Sep.09. 2009 Document Version: V1.0

* This specification are subject to be changed without notice.

* This specification are subject to be changed without notice.

* This specification are subject to be changed without notice.

Pin 19, 24. Exposed Pad 1 2 3 4, 5. 6 7 8 9 10 11 12 13 14 15 16 17

Descriptions Power supply voltage. Ground connection.

Ground connection. RF input/output

Crystal pin1 Crystal pin2

a. Master input/slave output in SPI mode b. Data output in buffer mode

B_D CE DMC_P DMC_N ADD_IF

Digital I/O Digital I/O Analog I/O Analog I/O PWR

* This specification are subject to be changed without notice.

* This specification are subject to be changed without notice.

* This specification are subject to be changed without notice.

DC bias +0.6V +1.8V +1.8V 0V +1.8V

2.4GHz 12MHz 1.0Vpp 12MHz 1.0Vpp DR_IRQ

*: according to firmware setting.

* This specification are subject to be changed without notice.

* This specification are subject to be changed without notice.

11. Description of Operation Mode

IRQout IRQout IRQout Datain IRQout Dataout

Table 3: Operation Mode

* This specification are subject to be changed without notice.

12. State Machine of Operation Mode

Figure 2: State machine diagram

* This specification are subject to be changed without notice.

13. System Flowchart

Figure 3: Operation flowchart of Tx

* This specification are subject to be changed without notice.

Figure 4: Operation flowchart of Rx

* This specification are subject to be changed without notice.

2. Set registers into Direct Mode

MCU write R0x0C[4] = 1 to start frequency calibration

waiting 3 ms (TBD) for frequency calibration

5. For Rx device, write R0x0c[4]=0 to finish the calibration flow

MCU write R0x0C[4] =0 to exit frequency calibration

7. Recover to the normal operation mode

* This specification are subject to be changed without notice.

Xtal Frequency Offset Calibration Timing Diagram

* This specification are subject to be changed without notice.

14. Star Network

* This specification are subject to be changed without notice.

Figure 9: Example of data pipe addressing

* This specification are subject to be changed without notice.

15. Frame Structure

* This specification are subject to be changed without notice.

16. Operation Timing Diagram

* This specification are subject to be changed without notice.

* This specification are subject to be changed without notice.

* This specification are subject to be changed without notice.

* This specification are subject to be changed without notice.

Tx/Rx Link Operation Timing Diagram in Direct Mode