Scribd Logo
Upload

Welcome to Scribd!

  • 96 views

    First Ques

    Uploaded by

    Arun Kumar
    The 8085 microprocessor and 8051 microcontroller are discussed. The 8085 has 80 basic instructions and 246 opcodes. The 8051 initializes the SP register to address 0 after reset. An external interrupt 1 vector address for the 8051 is 000BH and causes an interrupt on a high to low transition of pin INT1. The opcode for DAD D and ADD H instructions is 19&84. The target location of a short jump instruction on the 8051 is within 127 bytes of the current PC.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOC, PDF, TXT or read online from Scribd

    First Ques

    Uploaded by

    Arun Kumar
    96 views3 pages
    The 8085 microprocessor and 8051 microcontroller are discussed. The 8085 has 80 basic instructions and 246 opcodes. The 8051 initializes the SP register to address 0 after reset. An external interrupt 1 vector address for the 8051 is 000BH and causes an interrupt on a high to low transition of pin INT1. The opcode for DAD D and ADD H instructions is 19&84. The target location of a short jump instruction on the 8051 is within 127 bytes of the current PC.

    Original Title

    First Ques (1)

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    DOC, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    The 8085 microprocessor and 8051 microcontroller are discussed. The 8085 has 80 basic instructions and 246 opcodes. The 8051 initializes the SP register to address 0 after reset. An external interrupt 1 vector address for the 8051 is 000BH and causes an interrupt on a high to low transition of pin INT1. The opcode for DAD D and ADD H instructions is 19&84. The target location of a short jump instruction on the 8051 is within 127 bytes of the current PC.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOC, PDF, TXT or read online from Scribd
    Download as doc, pdf, or txt
    96 views3 pages

    First Ques

    Uploaded by

    Arun Kumar
    The 8085 microprocessor and 8051 microcontroller are discussed. The 8085 has 80 basic instructions and 246 opcodes. The 8051 initializes the SP register to address 0 after reset. An external interrupt 1 vector address for the 8051 is 000BH and causes an interrupt on a high to low transition of pin INT1. The opcode for DAD D and ADD H instructions is 19&84. The target location of a short jump instruction on the 8051 is within 127 bytes of the current PC.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOC, PDF, TXT or read online from Scribd
    Download as doc, pdf, or txt
    of 3

    MIC RO P RO C E S S O R 8085 A ND MI C RO C O NT RO LL E R 805 1

    1.To put the 8085 microprocessor in the wait state a) lower the HOLD input b) lower the READY input c) raise the HOLD input d) raise the READY input 2.The microprocessor 8085 has _____ basic instructions and _____ opcodes. a)80, 246 a) Cy a) 0020H a)8H b) 70, 346 b) Z b) 0028H b) 9H c) 80, 346 c) P c)0018H c)7H d) 70, 246 d)AC d) 0038H d) 6H 3.In 8085, the status that cannot be operated by direct instructions is 4.Adress line for RST 3 is 5.In 8051,After reset the SP register is initialized to address________. 6.In 8051 an external interrupt 1 vector address is of ________ and causes of interrupt if ____. a)000BH, a high to low transition on pin INT1 b)001BH, a low to high transition on pin INT1 c) 0013H, a high to low transition on pin INT1 d) 0023H, a low to high transition on pin INT1 7. The opcode for DAD D & ADD H a)20 &84 a)PCON b) 19&85 b)TCON c)19&84 c)SCON d)20&85 d)TMOD 8.In 8051, the baud rate can be doubled by using the register ______ 9.What is the address(SFR) for SCON, PCON &PSW respectively? a)98H,87H&D0H c)98H,88H&D0H a)-256 to +255 c) 0 to 127 b)88H,87H&98H d)88H,98H&D0H b) 0 to 255 d)-128 to 127

    10.The target location of short jump is within ________ bytes of the current PC.

    11. After execution of call instruction, the contents of SP & PC _________ Mem address 2000 2003 2004 2005 2006 2007 a) 0107&2050 c) 00FA&2006 Instructions LXI SP,0100 PUSH H PUSH D CALL 2050H POP H HLT b)00FA&2050 d)0107&2006

    12. What is the function of watchdog timer? a) The watchdog Timer is an external timer that resets the system if the software fails to operate properly. b) The watchdog Timer is an internal timer that sets the system if the software fails to operate properly. c) The watchdog Timer is an internal timer that resets the system if the software fails to operate properly. d) None of them 13.When the 8051 is reset and the line is LOW, the program counter to the first program instruction in the ________ a) internal code memory c)internal data memory b) external code memory d)external data memory

    14. For the 8085 assembly language program given below, the content of theaccumulator after the execution of the program is 3000 MVI A, 45H 3002 MOV B, A 3003 STC 3004 CMC 3005 RAR 3006 XRA B
    a) 00H b)45H c)67H d) E7H

    15.In serial communication modes, mode 1 the Baud rate ____________ a) BR=2SMOD/32 * (Timer 0 over flow rate) b) BR=2SMOD/16 * (Timer 1 over flow rate) c) BR=2SMOD/16 * (Timer 0 over flow rate) d) BR=2SMOD/32 * (Timer 1 over flow rate) 16. In microcontroller and LCD interface which line will instruct the LCD that microcontroller is sending data? a)DB0 b) RW c) EN d) RS 17.Resolution of ADC is defined as a) 1/ (2N 1) b) 2N-1 c) 1/ (2N-1) d) 2N-1 18. Which pin of port 3 is has an alternative function as write control signal for external data memory? a) P3.8 b) P3.3 c) P3.6 d) P3.1 19.The advantage of memory mapped I/O over I/O mapped I/O is a) Faster b) Many instructions supporting memory mapped I/O c) Require a bigger address decoder d) All the above

    You might also like